aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/samsung/lumpy/chromeos.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2014-05-03 10:45:28 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-05-08 16:25:16 +0200
commite3ddee0437bbae0f0059dfb13560be731ac86e9b (patch)
tree1088545ca5ceeee1a8572375cf1fd17d9b9f7616 /src/mainboard/samsung/lumpy/chromeos.c
parentff402e3aebcca0654753211cb1c46fd8aba390d0 (diff)
Rename from save_chromeos_gpios() to init_bootmode_straps()
This feature is no longer specific to ChromeOS builds. Change-Id: If27d4dc7caff8a551b5b325cdebdd05c079ec921 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/5641 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-by: Aaron Durbin <adurbin@google.com>
Diffstat (limited to 'src/mainboard/samsung/lumpy/chromeos.c')
-rw-r--r--src/mainboard/samsung/lumpy/chromeos.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/mainboard/samsung/lumpy/chromeos.c b/src/mainboard/samsung/lumpy/chromeos.c
index bdc0148aa5..acbbb46ed0 100644
--- a/src/mainboard/samsung/lumpy/chromeos.c
+++ b/src/mainboard/samsung/lumpy/chromeos.c
@@ -18,7 +18,7 @@
*/
#include <string.h>
-#include <vendorcode/google/chromeos/chromeos.h>
+#include <bootmode.h>
#include <arch/io.h>
#include <device/device.h>
#include <device/pci.h>
@@ -111,9 +111,9 @@ int get_recovery_mode_switch(void)
return (pci_read_config32(dev, SATA_SP) >> FLAG_REC_MODE) & 1;
}
-#ifdef __PRE_RAM__
-void save_chromeos_gpios(void)
+void init_bootmode_straps(void)
{
+#ifdef __PRE_RAM__
u16 gpio_base = pci_read_config32(PCH_LPC_DEV, GPIO_BASE) & 0xfffe;
u32 gp_lvl2 = inl(gpio_base + GP_LVL2);
u32 gp_lvl = inl(gpio_base + GP_LVL);
@@ -130,5 +130,5 @@ void save_chromeos_gpios(void)
flags |= (1 << FLAG_DEV_MODE);
pci_write_config32(PCI_DEV(0, 0x1f, 2), SATA_SP, flags);
-}
#endif
+}