summaryrefslogtreecommitdiff
path: root/src/mainboard/roda
diff options
context:
space:
mode:
authorVladimir Serbinenko <phcoder@gmail.com>2014-07-29 22:35:45 +0200
committerPatrick Georgi <patrick@georgi-clan.de>2014-07-30 11:48:33 +0200
commit0dd5e4395e805e3d54b31f3eaf8b432af5bad5e2 (patch)
treea00393bfae65738218fc402df8a20c0100112fd5 /src/mainboard/roda
parent8e89847af41656f82226e755f03fdcc178d3ef78 (diff)
i82801ix: Allow configuration of SATA mode in CMOS.
Change-Id: Ice0f0273b16a946143c038a90b61978269c1c56e Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/6409 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/roda')
-rw-r--r--src/mainboard/roda/rk9/cmos.layout5
-rw-r--r--src/mainboard/roda/rk9/devicetree.cb1
2 files changed, 4 insertions, 2 deletions
diff --git a/src/mainboard/roda/rk9/cmos.layout b/src/mainboard/roda/rk9/cmos.layout
index 8f12ef4260..ca439c9288 100644
--- a/src/mainboard/roda/rk9/cmos.layout
+++ b/src/mainboard/roda/rk9/cmos.layout
@@ -85,7 +85,8 @@ entries
#400 8 r 0 unused
# coreboot config options: southbridge
-#408 8 r 0 unused
+408 1 e 9 sata_mode
+#409 7 r 0 unused
# coreboot config options: bootloader
416 512 s 0 boot_devices
@@ -133,6 +134,8 @@ enumerations
7 2 Keep
8 0 No
8 1 Yes
+9 0 AHCI
+9 1 Compatible
# -----------------------------------------------------------------
checksums
diff --git a/src/mainboard/roda/rk9/devicetree.cb b/src/mainboard/roda/rk9/devicetree.cb
index 5989278ebc..deece864e6 100644
--- a/src/mainboard/roda/rk9/devicetree.cb
+++ b/src/mainboard/roda/rk9/devicetree.cb
@@ -44,7 +44,6 @@ chip northbridge/intel/gm45
register "alt_gp_smi_en" = "0x0002"
# Set AHCI mode, enable ports 1 and 2.
- register "sata_ahci" = "1"
register "sata_port_map" = "0x03"
register "sata_clock_request" = "0"
register "sata_traffic_monitor" = "0"