summaryrefslogtreecommitdiff
path: root/src/mainboard/roda/rv11/variants
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-05-17 11:03:55 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-05-18 11:42:48 +0000
commitc56c723deb98d4e97dd55b32aac6fc44a31462b3 (patch)
tree1dcb41501885d630e11bf8d7ca3ce9e617262b04 /src/mainboard/roda/rv11/variants
parentbceea67461cc44e2c8f10e5d811dcbdc0351ee56 (diff)
mainboard: Use decimal for `device lapic 0x0 on`
Most boards use `device lapic 0 on` with zero written in decimal. For the sake of consistency, update the remaining boards to follow suit. Change-Id: I1d3b1ac107e33aae11189cdd5e719b8e48b10f08 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/54359 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/mainboard/roda/rv11/variants')
-rw-r--r--src/mainboard/roda/rv11/variants/rv11/devicetree.cb2
-rw-r--r--src/mainboard/roda/rv11/variants/rw11/devicetree.cb2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/roda/rv11/variants/rv11/devicetree.cb b/src/mainboard/roda/rv11/variants/rv11/devicetree.cb
index dc307752dc..8ba2697475 100644
--- a/src/mainboard/roda/rv11/variants/rv11/devicetree.cb
+++ b/src/mainboard/roda/rv11/variants/rv11/devicetree.cb
@@ -20,7 +20,7 @@ chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
- device lapic 0x0 on end
+ device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
diff --git a/src/mainboard/roda/rv11/variants/rw11/devicetree.cb b/src/mainboard/roda/rv11/variants/rw11/devicetree.cb
index fdba6719f5..7e5555b181 100644
--- a/src/mainboard/roda/rv11/variants/rw11/devicetree.cb
+++ b/src/mainboard/roda/rv11/variants/rw11/devicetree.cb
@@ -20,7 +20,7 @@ chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
- device lapic 0x0 on end
+ device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)