diff options
author | Angel Pons <th3fanbus@gmail.com> | 2020-12-11 17:12:32 +0100 |
---|---|---|
committer | Angel Pons <th3fanbus@gmail.com> | 2020-12-14 10:40:51 +0000 |
commit | 68cf57cf33141edcc8b4b1250b099884e0553457 (patch) | |
tree | cc7a8d69a6fa3fe6e802fbe31f325cfd40e40d8c /src/mainboard/razer | |
parent | 950cdbc3e25f021cb71693fb7c27b0588da1233d (diff) |
soc/intel/skylake: Drop always-zero ProbelessTrace dt setting
This seems to be a debugging option. Since unset devicetree options
default to zero, drop the setting. If it is needed in the future, a
user-visible Kconfig option would probably make more sense.
Change-Id: I0a71bc407fa92da3dcc0e3dbd666438d4280ffcb
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48576
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/razer')
-rw-r--r-- | src/mainboard/razer/blade_stealth_kbl/devicetree.cb | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/razer/blade_stealth_kbl/devicetree.cb b/src/mainboard/razer/blade_stealth_kbl/devicetree.cb index 8f3e0d6bc3..44b352359d 100644 --- a/src/mainboard/razer/blade_stealth_kbl/devicetree.cb +++ b/src/mainboard/razer/blade_stealth_kbl/devicetree.cb @@ -23,7 +23,6 @@ chip soc/intel/skylake register "dptf_enable" = "0" # FSP Configuration - register "ProbelessTrace" = "0" register "SataSalpSupport" = "0" register "SataMode" = "0" register "SataPortsEnable[0]" = "0" |