aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/purism/librem_cnl/variants/librem_mini/variant.c
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@puri.sm>2020-11-16 15:36:23 -0600
committerHung-Te Lin <hungte@chromium.org>2020-12-14 08:25:57 +0000
commitd8a4dd0b3290cc904f58211f161b2363efac7b90 (patch)
treef7d7116409000316692afe5cc92c0ee9d0510740 /src/mainboard/purism/librem_cnl/variants/librem_mini/variant.c
parent77509be2c8c3196075669a300954fda5a1ff28c2 (diff)
mb/purism/librem_cnl: move setting of FSP-M UPDs into variant.c
The upcoming Librem 14 variant won't use the same SATA HSIO adjustments as the Librem Mini, so move these settings into a variant-specific file. Rename existing gpio.h to variant.h, move to board root directory, and use for all variant-specific declarations; adjust references as needed. Add newly-created variant.c to Makefile. Test: build/boot Librem Mini, verify SATA functionality unchanged. Change-Id: Ie8f714cc759675c692ad6e3f20e50adad8d09d4b Signed-off-by: Matt DeVillier <matt.devillier@puri.sm> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48519 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/purism/librem_cnl/variants/librem_mini/variant.c')
-rw-r--r--src/mainboard/purism/librem_cnl/variants/librem_mini/variant.c12
1 files changed, 12 insertions, 0 deletions
diff --git a/src/mainboard/purism/librem_cnl/variants/librem_mini/variant.c b/src/mainboard/purism/librem_cnl/variants/librem_mini/variant.c
new file mode 100644
index 0000000000..9d7e27fd3e
--- /dev/null
+++ b/src/mainboard/purism/librem_cnl/variants/librem_mini/variant.c
@@ -0,0 +1,12 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include "../../variant.h"
+
+void variant_memory_init_params(FSP_M_CONFIG *mem_cfg)
+{
+ /* Enable and set SATA HSIO adjustments for ports 0 and 2 */
+ mem_cfg->PchSataHsioRxGen3EqBoostMagEnable[0] = 1;
+ mem_cfg->PchSataHsioRxGen3EqBoostMagEnable[2] = 1;
+ mem_cfg->PchSataHsioRxGen3EqBoostMag[0] = 2;
+ mem_cfg->PchSataHsioRxGen3EqBoostMag[2] = 1;
+}