aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/protectli/vault_kbl/devicetree.cb
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2024-06-23 04:59:03 +0200
committerFelix Singer <felixsinger@posteo.net>2024-06-26 11:44:08 +0000
commitdf7de392ef5f8e1654df96a1a050820eb3779012 (patch)
tree341c3b10cc90f3831a9aadbb90d50d4edb0b47f4 /src/mainboard/protectli/vault_kbl/devicetree.cb
parentdcddc53fde2d559beef998d3c17e9b7a227e3665 (diff)
skl mainboards/dt: Move SATA related settings into SATA device scope
Change-Id: I50706d7a077767d2295d6d5f209c30109d607277 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/83179 Reviewed-by: Eric Lai <ericllai@google.com> Reviewed-by: Erik van den Bogaert <ebogaert@eltan.com> Reviewed-by: Marvin Evers <marvin.n.evers@gmail.com> Reviewed-by: Jonathon Hall <jonathon.hall@puri.sm> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/protectli/vault_kbl/devicetree.cb')
-rw-r--r--src/mainboard/protectli/vault_kbl/devicetree.cb11
1 files changed, 6 insertions, 5 deletions
diff --git a/src/mainboard/protectli/vault_kbl/devicetree.cb b/src/mainboard/protectli/vault_kbl/devicetree.cb
index 0b5d0cd4a2..556506497d 100644
--- a/src/mainboard/protectli/vault_kbl/devicetree.cb
+++ b/src/mainboard/protectli/vault_kbl/devicetree.cb
@@ -101,10 +101,6 @@ chip soc/intel/skylake
# Send an extra VR mailbox command for the PS4 exit issue
register "SendVrMbxCmd" = "2"
- # Enable SATA ports 1,2
- register "SataPortsEnable[0]" = "1"
- register "SataPortsEnable[1]" = "1"
-
# Enable Root ports. 1-6 for LAN and Root Port 9
register "PcieRpEnable[0]" = "1"
register "PcieRpEnable[1]" = "1"
@@ -183,7 +179,12 @@ chip soc/intel/skylake
}"
end
device ref heci1 on end
- device ref sata on end
+ device ref sata on
+ register "SataPortsEnable" = "{
+ [0] = 1,
+ [1] = 1,
+ }"
+ end
device ref pcie_rp1 on end
device ref pcie_rp2 on end
device ref pcie_rp3 on end