summaryrefslogtreecommitdiff
path: root/src/mainboard/prodrive/hermes/devicetree.cb
diff options
context:
space:
mode:
authorFelix Singer <felix.singer@secunet.com>2020-08-19 14:13:15 +0200
committerMichael Niewöhner <c0d3z3r0@review.coreboot.org>2020-09-04 11:50:30 +0000
commitd9e459428de519c89b23f9a7465bcb7b835c08a0 (patch)
tree956464b00cdcfdc67de63e304ece77fe2b8d249d /src/mainboard/prodrive/hermes/devicetree.cb
parent5127cb8b16654a10cc06942be1574bae86804348 (diff)
soc/intel/cnl: Enable HECI3 depending on devicetree
Currently HECI3 gets enabled by the option Heci3Enabled, but this duplicates the devicetree on/off options. Therefore depend on the devicetree for enablement of the HECI3 controller. All corresponding mainboards were checked if the devicetree configuration matches the Heci3Enabled setting, and divergent devicetrees were adjusted. Change-Id: Ic7d52096aee225c2ced1e1bc29ca850fe5073edc Signed-off-by: Felix Singer <felix.singer@secunet.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44579 Reviewed-by: Michael Niewöhner Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/prodrive/hermes/devicetree.cb')
-rw-r--r--src/mainboard/prodrive/hermes/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/prodrive/hermes/devicetree.cb b/src/mainboard/prodrive/hermes/devicetree.cb
index 69323f28c4..5615554208 100644
--- a/src/mainboard/prodrive/hermes/devicetree.cb
+++ b/src/mainboard/prodrive/hermes/devicetree.cb
@@ -28,7 +28,7 @@ chip soc/intel/cannonlake
register "HeciEnabled" = "1"
end
device pci 16.1 on end # Management Engine Interface 2
- device pci 16.4 on end # Management Engine Interface 3
+ device pci 16.4 off end # Management Engine Interface 3
device pci 17.0 on end # SATA
device pci 1d.6 on # PCIe root port 15
device pci 00.0 on # Aspeed PCI Bridge