diff options
author | Subrata Banik <subrata.banik@intel.com> | 2021-07-30 17:24:38 +0530 |
---|---|---|
committer | Subrata Banik <subrata.banik@intel.com> | 2021-08-15 06:58:36 +0000 |
commit | baf922c7989ed969a8f267b7b5fa1cd9dc05acde (patch) | |
tree | da80772432df44c8d4a978957086bffb0518cfdc /src/mainboard/pcengines | |
parent | 16ab9bdcd578612bb3822373547f939eb90afd82 (diff) |
soc/intel/common: Calculate and configure SF Mask 1
MSR IA_SF_QOS_INFO (0xc87) has been introduced since TGL and is used
to find out the NUM_SNOOP_FILTER_WAYS. Bit[5:0] of MSR 0xc87 indicates
the maximum number of bits that may be set in any of the SF MASK
register. Hence, this patch calculates SF way count using below logic:
Calculate SF masks 1:
1. Calculate SFWayCnt = (MSR 0xC87) & 0x3f
2. if CONFIG_SF_MASK_2WAYS_PER_BIT:
a. SFWayCnt = SFWayCnt / 2
3. Set SF_MASK_1 = ((1 << SFWayCnt) - 1) - SF_MASK_2
Change-Id: Ifd0b7e1a90cad4a4837adf6067fe8301dcd0a941
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51374
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/mainboard/pcengines')
0 files changed, 0 insertions, 0 deletions