aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/pcengines/apu2/romstage.c
diff options
context:
space:
mode:
authorPiotr Król <piotr.krol@3mdeb.com>2017-11-29 16:34:44 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-12-21 16:27:32 +0000
commit83b4fb9981b30352dac9ba9d7eeb1e7f44225269 (patch)
tree1f608a4a73e7715fac204cc3db29e447169416f4 /src/mainboard/pcengines/apu2/romstage.c
parent33cd28e7acf76b25444e50fad6668becb594f439 (diff)
pcengines/apu2: add support for apu4 variant
apu4 is new version of PC Engines platform, which contains 4 Ethernet ports and 4GB of RAM. In functional way it is very similar to apu3. Platform tested with booting Linux voyage (kernel 3.16.7) using USB and SeaBIOS as 1st stage and GRUB as 2nd stage bootloader. Also Debian (kernel 4.8.5) using iPXE. Change-Id: Ia7a9971d25d4ecc215c392be1e46dc1c10129ba7 Signed-off-by: Piotr Król <piotr.krol@3mdeb.com> Reviewed-on: https://review.coreboot.org/22629 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/pcengines/apu2/romstage.c')
-rw-r--r--src/mainboard/pcengines/apu2/romstage.c6
1 files changed, 4 insertions, 2 deletions
diff --git a/src/mainboard/pcengines/apu2/romstage.c b/src/mainboard/pcengines/apu2/romstage.c
index 14335185b8..6339d94abf 100644
--- a/src/mainboard/pcengines/apu2/romstage.c
+++ b/src/mainboard/pcengines/apu2/romstage.c
@@ -117,7 +117,8 @@ static void early_lpc_init(void)
// Configure output disabled, value low, pull up/down disabled
//
if (IS_ENABLED(CONFIG_BOARD_PCENGINES_APU2) ||
- IS_ENABLED(CONFIG_BOARD_PCENGINES_APU3)) {
+ IS_ENABLED(CONFIG_BOARD_PCENGINES_APU3) ||
+ IS_ENABLED(CONFIG_BOARD_PCENGINES_APU4)) {
configure_gpio(ACPI_MMIO_BASE,
IOMUX_GPIO_32, Function0, GPIO_32, setting);
}
@@ -129,7 +130,8 @@ static void early_lpc_init(void)
// Configure output enabled, value low, pull up/down disabled
//
setting = 0x1 << GPIO_OUTPUT_ENABLE;
- if (IS_ENABLED(CONFIG_BOARD_PCENGINES_APU3)) {
+ if (IS_ENABLED(CONFIG_BOARD_PCENGINES_APU3) ||
+ IS_ENABLED(CONFIG_BOARD_PCENGINES_APU4)) {
configure_gpio(ACPI_MMIO_BASE,
IOMUX_GPIO_33, Function0, GPIO_33, setting);
}