diff options
| author | Lijian Zhao <lijian.zhao@intel.com> | 2018-08-27 11:14:23 -0700 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2018-08-30 14:48:43 +0000 |
| commit | d145c95208b5129701a6a4125767fa0118083cf5 (patch) | |
| tree | ea29e51371e8128b69b30ea89f91c1c0f71d87d4 /src/mainboard/pcengines/apu1 | |
| parent | 0e788c985c678f3f9ca84c192cd0fd04df30d70d (diff) | |
soc/intel/cannonlake: Fix comment errors for SMBUS
On CannonLake PCH, SMBUS stays at Bus 0 Device 31 and Function 4,
previous comment in southbridge.asl mention it as Function 3 that was a
mistake.
BUG=N/A
TEST=N/A
Change-Id: I29786457379809b6fcb592e1136ff612539e24dc
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
Reviewed-on: https://review.coreboot.org/28366
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Diffstat (limited to 'src/mainboard/pcengines/apu1')
0 files changed, 0 insertions, 0 deletions