summaryrefslogtreecommitdiff
path: root/src/mainboard/opencellular/elgon
diff options
context:
space:
mode:
authorHung-Te Lin <hungte@chromium.org>2019-03-04 16:48:05 +0800
committerPatrick Georgi <pgeorgi@google.com>2019-03-05 20:52:06 +0000
commite5861828ee4357a3df94a8670da1fe9e628deb47 (patch)
treed1d6fe40fad95ff285c44ef2171626f3833d4450 /src/mainboard/opencellular/elgon
parent49a44505637ecfa3a6c1606bc0986e70397966b0 (diff)
mainboard: Enable PRESERVE flag in all vboot/chromeos FMD files
For Chrome OS (or vboot), The PRESERVE flags should be applied on following sections: RO_PRESERVE, RO_VPD, RW_PRESERVE, RW_ELOG, RW_NVRAM, RW_SMMSTORE, RW_VPD, RO_FSG (b:116326638), SI_GBE (chromium:936768), SI_PDR (chromium:936768) With the new PRESERVE flag, we don't need RO_PRESERVE and RW_PRESERVE in the future. But it's still no harm to use it if there are multiple sections all needing to be preserved. BUG=chromium:936768 TEST=Builds google/eve and google/kukui inside Chrome OS source tree. Also boots successfully on eve and kukui devices. Change-Id: I6664ae3d955001ed14374e2788d400ba5fb9b7f8 Signed-off-by: Hung-Te Lin <hungte@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31709 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/mainboard/opencellular/elgon')
-rw-r--r--src/mainboard/opencellular/elgon/vboot.fmd6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/mainboard/opencellular/elgon/vboot.fmd b/src/mainboard/opencellular/elgon/vboot.fmd
index b9a1edf329..0d6af2d12e 100644
--- a/src/mainboard/opencellular/elgon/vboot.fmd
+++ b/src/mainboard/opencellular/elgon/vboot.fmd
@@ -13,7 +13,7 @@ FLASH@0x0 16M {
COREBOOT(CBFS)@0x80000 0x2fc000
GBB@0x37c000 0x80000
}
- RO_VPD@0x3fc000 0x4000
+ RO_VPD(PRESERVE)@0x3fc000 0x4000
}
RW_SECTION_A@0x400000 0x5fa000 {
VBLOCK_A@0x0 0x2000
@@ -25,6 +25,6 @@ FLASH@0x0 16M {
FW_MAIN_B(CBFS)@0x2000 0x5f7f00
RW_FWID_B@0x5f9f00 0x100
}
- RW_ELOG@0xff4000 0x4000
- RW_VPD@0xff8000 0x8000
+ RW_ELOG(PRESERVE)@0xff4000 0x4000
+ RW_VPD(PRESERVE)@0xff8000 0x8000
}