aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/ocp/wedge100s/board.fmd
diff options
context:
space:
mode:
authorDavid Hendricks <dhendricks@fb.com>2017-08-10 20:43:54 -0700
committerDavid Hendricks <david.hendricks@gmail.com>2018-05-05 02:56:55 +0000
commitf3e2205dfcff93b4000dba8485b5837c7228ca6d (patch)
tree8909a0b15f62829b2db4254bf66c96b46352760c /src/mainboard/ocp/wedge100s/board.fmd
parent99d3ef85cfaa942b0302537a56d95d232e6a237b (diff)
mainboard/ocp/wedge100s: Initial commit
This patch does the following: 1. Copy src/mainboard/intel/camelbackmountain_fsp to src/mainboard/ocp/wedge100s. 2. Update Kconfig files 3. Add board.fmd 4. Enable VPD The OCP Wedge100S is a 100GbE top-of-rack switch with a Xeon D-1500 com-express module. More info is available at http://www.opencompute.org/wiki/Networking/SpecsAndDesigns. Signed-off-by: Sudhakar Mamillapalli <sudhakar@fb.com> Signed-off-by: David Hendricks <dhendricks@fb.com> Change-Id: Ia150b066124953c7c0abe8ea5a13e4131194ea00 Reviewed-on: https://review.coreboot.org/25671 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com>
Diffstat (limited to 'src/mainboard/ocp/wedge100s/board.fmd')
-rw-r--r--src/mainboard/ocp/wedge100s/board.fmd25
1 files changed, 25 insertions, 0 deletions
diff --git a/src/mainboard/ocp/wedge100s/board.fmd b/src/mainboard/ocp/wedge100s/board.fmd
new file mode 100644
index 0000000000..e89b2aafe0
--- /dev/null
+++ b/src/mainboard/ocp/wedge100s/board.fmd
@@ -0,0 +1,25 @@
+FLASH@0xff000000 0x1000000 {
+ SI_ALL@0x0 0x800000 {
+ SI_DESC@0x0 0x1000
+ SI_ME@0x1000 0x7ff000
+ }
+ SI_BIOS@0x800000 0x800000 {
+ FMAP@0x0 0x1000
+ RW_MISC@0x1000 0xe000 {
+ RW_ELOG@0x0 0x4000
+ RW_VPD@0x4000 0x2000
+ RW_MISC_UNUSED@0x6000 0x5000
+ RW_NVRAM@0xc000 0x2000
+# UNIFIED_MRC_CACHE@0x10000 0x20000 {
+# RECOVERY_MRC_CACHE@0x0 0x10000
+# RW_MRC_CACHE@0x10000 0x10000
+# }
+ }
+ UNUSED@0xf000 0x1000 {
+ # This only exists to satisfy tools that
+ # specifically look for RO_VPD.
+ RO_VPD@0x0 0x1000
+ }
+ COREBOOT(CBFS)@0x10000 0x7f0000
+ }
+}