summaryrefslogtreecommitdiff
path: root/src/mainboard/lippert/frontrunner-af/devicetree.cb
diff options
context:
space:
mode:
authorJens Rottmann <JRottmann@LiPPERTembedded.de>2013-03-21 22:31:19 +0100
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-03-22 01:05:46 +0100
commit3db86ccfd7caaec5a1c494dfe3bfe9b092837f65 (patch)
treed200b2febafaf5b236fe91210740ab1435f8d558 /src/mainboard/lippert/frontrunner-af/devicetree.cb
parent36b6f367c064e9d5d64bc2246bf7cc85bb7c62d3 (diff)
FrontRunner/Toucan-AF: Use SPD read code from F14 wrapper
Changes: - Get rid of the LiPPERT FrontRunner-AF and Toucan-AF mainboard specific code and use the platform generic function wrapper that was added in change http://review.coreboot.org/#/c/2497/ AMD f14: Add SPD read functions to wrapper code - Move DIMM addresses into devicetree.cb - Add the ASF init that used to be in the SPD read code into mainboard_enable() Notes: - The DIMM reads only happen in romstage, so the function is not available in ramstage. Point the read-SPD callback to a generic function in ramstage. Change-Id: I4ee5e1bc34f4caee20615c48248d4f7605c09377 Signed-off-by: Jens Rottmann <JRottmann@LiPPERTembedded.de> Reviewed-on: http://review.coreboot.org/2874 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/lippert/frontrunner-af/devicetree.cb')
-rw-r--r--src/mainboard/lippert/frontrunner-af/devicetree.cb7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/mainboard/lippert/frontrunner-af/devicetree.cb b/src/mainboard/lippert/frontrunner-af/devicetree.cb
index 3a051aa87a..6aef23c0a6 100644
--- a/src/mainboard/lippert/frontrunner-af/devicetree.cb
+++ b/src/mainboard/lippert/frontrunner-af/devicetree.cb
@@ -98,6 +98,13 @@ chip northbridge/amd/agesa/family14/root_complex
device pci 18.5 on end
device pci 18.6 on end
device pci 18.7 on end
+
+ register "spdAddrLookup" = "
+ {
+ { {0xA0, 0xA2}, {0x00, 0x00}, }, // socket 0 - Channel 0 & 1 - 8-bit SPD addresses
+ { {0x00, 0x00}, {0x00, 0x00}, }, // socket 1 - Channel 0 & 1 - 8-bit SPD addresses
+ }"
+
end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex
end #domain
end #northbridge/amd/agesa/family14/root_complex