summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-28 18:50:26 +0100
committerPatrick Georgi <pgeorgi@google.com>2021-01-15 11:23:23 +0000
commitba5761a947cc7bd2f13454570e62cde57f4fbd08 (patch)
treee451f8ec6491814d8793558b983adae8cbf8a4d8 /src/mainboard/lenovo
parent6d2d19de7453de04830163a234a970ea9eab386c (diff)
cpu/intel/haswell: Factor out ACPI C-state values
There's no need to have them in the devicetree. ACPI generation can now be simplified even further, and is done in subsequent commits. Change-Id: I3a788423aee9be279797a1f7c60ab892a0af37e7 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46908 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/lenovo')
-rw-r--r--src/mainboard/lenovo/t440p/devicetree.cb6
1 files changed, 0 insertions, 6 deletions
diff --git a/src/mainboard/lenovo/t440p/devicetree.cb b/src/mainboard/lenovo/t440p/devicetree.cb
index fb0442d567..8db28cbfae 100644
--- a/src/mainboard/lenovo/t440p/devicetree.cb
+++ b/src/mainboard/lenovo/t440p/devicetree.cb
@@ -15,12 +15,6 @@ chip northbridge/intel/haswell
register "ec_present" = "true"
device cpu_cluster 0x0 on
chip cpu/intel/haswell
- register "c1_acpower" = "1"
- register "c1_battery" = "1"
- register "c2_acpower" = "3"
- register "c2_battery" = "3"
- register "c3_acpower" = "5"
- register "c3_battery" = "5"
device lapic 0x0 on end
device lapic 0xacac off end
end