summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/x230
diff options
context:
space:
mode:
authorNicolas Reinecke <nr@das-labor.org>2015-03-31 01:40:46 +0200
committerEdward O'Callaghan <edward.ocallaghan@koparo.com>2015-04-20 23:50:58 +0200
commitbcff3bd1b37ba11417d8643869258c83b29305b2 (patch)
treed44501dafcc59636b3e29163a919009ee34ac0c4 /src/mainboard/lenovo/x230
parent59aef5c79e7ae85854a88db4803334617d7b83fd (diff)
mainboard/lenovo/t430s,t530,x230:enable usb3, set xhci overcurrent mapping
Tested on T530, T430s. Verified with lspci dump. Change-Id: I45acadb0c55534a67f7ad3e7bd84f4482a4344d7 Signed-off-by: Nicolas Reinecke <nr@das-labor.org> Reviewed-on: http://review.coreboot.org/9451 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com>
Diffstat (limited to 'src/mainboard/lenovo/x230')
-rw-r--r--src/mainboard/lenovo/x230/devicetree.cb1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/lenovo/x230/devicetree.cb b/src/mainboard/lenovo/x230/devicetree.cb
index 08c937f286..55677a3d7d 100644
--- a/src/mainboard/lenovo/x230/devicetree.cb
+++ b/src/mainboard/lenovo/x230/devicetree.cb
@@ -69,6 +69,7 @@ chip northbridge/intel/sandybridge
register "xhci_switchable_ports" = "0xf"
register "superspeed_capable_ports" = "0xf"
+ register "xhci_overcurrent_mapping" = "0x4000201"
# Enable zero-based linear PCIe root port functions
register "pcie_port_coalesce" = "1"