aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/t60
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-01-19 08:39:07 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-03-18 09:15:59 +0000
commitd889508f16573d85ef5fff4dc231d846dc41e3b5 (patch)
treecda714c31bdd9d0fe4cfa435964b1d7d46f5b8d6 /src/mainboard/lenovo/t60
parent3449fafec3123e4bdf117c79e15dfd74bc695e27 (diff)
mb/(ICH7): Remove initialization already done at early_init.c
V1CAP is a write-once register, and it is already programmed in intel/i945/early_init.c. Tested on 945G-M4 board (i945G + 82801GB). Change-Id: I4469cb7505d584f10c98aec579a2d78bf1950bf3 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31004 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/mainboard/lenovo/t60')
-rw-r--r--src/mainboard/lenovo/t60/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/lenovo/t60/romstage.c b/src/mainboard/lenovo/t60/romstage.c
index efb03b1bb6..565fe2f437 100644
--- a/src/mainboard/lenovo/t60/romstage.c
+++ b/src/mainboard/lenovo/t60/romstage.c
@@ -76,7 +76,6 @@ static void rcba_config(void)
{
/* Set up virtual channel 0 */
RCBA32(V0CTL) = 0x80000001;
- RCBA32(V1CAP) = 0x03128010;
/* Device 1f interrupt pin register */
RCBA32(D31IP) = 0x00001230;