aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-06-16 18:29:33 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-07-02 07:38:32 +0000
commit4ad1446b8333b258110d275c58d17b2d9ebbfa23 (patch)
tree4eb01f6dd61bbb872fcb3545343e5ec640a2f482 /src/mainboard/intel
parenteafb31be308069f15c53511bd8493dd259614573 (diff)
src/mb: Fix non-local header treated as local
Also remove some unnedded includes. Change-Id: I036208a111d009620d8354fa9c97688eb4e872ad Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/27129 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/mainboard/intel')
-rw-r--r--src/mainboard/intel/cougar_canyon2/acpi_tables.c3
-rw-r--r--src/mainboard/intel/cougar_canyon2/gpio.h2
-rw-r--r--src/mainboard/intel/dcp847ske/early_southbridge.c2
-rw-r--r--src/mainboard/intel/dg41wv/acpi_tables.c3
-rw-r--r--src/mainboard/intel/emeraldlake2/acpi_tables.c3
-rw-r--r--src/mainboard/intel/stargo2/gpio.h2
6 files changed, 6 insertions, 9 deletions
diff --git a/src/mainboard/intel/cougar_canyon2/acpi_tables.c b/src/mainboard/intel/cougar_canyon2/acpi_tables.c
index 3de6d3ed27..406184f384 100644
--- a/src/mainboard/intel/cougar_canyon2/acpi_tables.c
+++ b/src/mainboard/intel/cougar_canyon2/acpi_tables.c
@@ -16,7 +16,6 @@
#include <types.h>
#include <string.h>
#include <cbmem.h>
-#include <console/console.h>
#include <arch/acpi.h>
#include <arch/ioapic.h>
#include <arch/acpigen.h>
@@ -24,8 +23,8 @@
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
+#include <southbridge/intel/fsp_bd82x6x/nvs.h>
-#include "southbridge/intel/fsp_bd82x6x/nvs.h"
#include "thermal.h"
static global_nvs_t *gnvs_;
diff --git a/src/mainboard/intel/cougar_canyon2/gpio.h b/src/mainboard/intel/cougar_canyon2/gpio.h
index c839a12c3d..b4e3915e70 100644
--- a/src/mainboard/intel/cougar_canyon2/gpio.h
+++ b/src/mainboard/intel/cougar_canyon2/gpio.h
@@ -17,7 +17,7 @@
#ifndef MAINBOARD_GPIO_H
#define MAINBOARD_GPIO_H
-#include "southbridge/intel/fsp_bd82x6x/gpio.h"
+#include <southbridge/intel/fsp_bd82x6x/gpio.h>
const struct pch_gpio_set1 pch_gpio_set1_mode = {
.gpio0 = GPIO_MODE_GPIO, /* SINAI */
diff --git a/src/mainboard/intel/dcp847ske/early_southbridge.c b/src/mainboard/intel/dcp847ske/early_southbridge.c
index f33415741f..c4be4d50fd 100644
--- a/src/mainboard/intel/dcp847ske/early_southbridge.c
+++ b/src/mainboard/intel/dcp847ske/early_southbridge.c
@@ -22,7 +22,7 @@
#include <device/pci_def.h>
#include <arch/acpi.h>
#include <console/console.h>
-#include "northbridge/intel/sandybridge/raminit_native.h"
+#include <northbridge/intel/sandybridge/raminit_native.h>
#include "superio.h"
#include "thermal.h"
diff --git a/src/mainboard/intel/dg41wv/acpi_tables.c b/src/mainboard/intel/dg41wv/acpi_tables.c
index d80fb4c343..666bba63e3 100644
--- a/src/mainboard/intel/dg41wv/acpi_tables.c
+++ b/src/mainboard/intel/dg41wv/acpi_tables.c
@@ -16,8 +16,7 @@
#include <string.h>
#include <stdint.h>
-
-#include "southbridge/intel/i82801gx/nvs.h"
+#include <southbridge/intel/i82801gx/nvs.h>
void acpi_create_gnvs(global_nvs_t *gnvs)
{
diff --git a/src/mainboard/intel/emeraldlake2/acpi_tables.c b/src/mainboard/intel/emeraldlake2/acpi_tables.c
index 3ef993a3d7..92ded3c6da 100644
--- a/src/mainboard/intel/emeraldlake2/acpi_tables.c
+++ b/src/mainboard/intel/emeraldlake2/acpi_tables.c
@@ -16,7 +16,6 @@
#include <types.h>
#include <string.h>
#include <cbmem.h>
-#include <console/console.h>
#include <arch/acpi.h>
#include <arch/ioapic.h>
#include <arch/acpigen.h>
@@ -25,8 +24,8 @@
#include <device/pci.h>
#include <device/pci_ids.h>
#include <vendorcode/google/chromeos/gnvs.h>
+#include <southbridge/intel/bd82x6x/nvs.h>
-#include "southbridge/intel/bd82x6x/nvs.h"
#include "thermal.h"
static global_nvs_t *gnvs_;
diff --git a/src/mainboard/intel/stargo2/gpio.h b/src/mainboard/intel/stargo2/gpio.h
index 25ecfeb151..675580b10a 100644
--- a/src/mainboard/intel/stargo2/gpio.h
+++ b/src/mainboard/intel/stargo2/gpio.h
@@ -17,7 +17,7 @@
#ifndef MAINBOARD_GPIO_H
#define MAINBOARD_GPIO_H
-#include "southbridge/intel/fsp_i89xx/gpio.h"
+#include <southbridge/intel/fsp_i89xx/gpio.h>
const struct pch_gpio_set1 pch_gpio_set1_mode = {