summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/tglrvp
diff options
context:
space:
mode:
authorMichał Żygowski <michal.zygowski@3mdeb.com>2020-03-04 18:32:37 +0100
committerPatrick Georgi <pgeorgi@google.com>2020-03-07 17:51:32 +0000
commit6e61c5ec00ebfac6c7e695e9eedd53a421e75894 (patch)
tree82e5a89af8c9f69c613edcdb3be85767c0130736 /src/mainboard/intel/tglrvp
parentfd2d4730c66386e99e5beaa853055a5e92088dab (diff)
soc/intel/braswell: Generate microcode binaries from tree
Automatically add microcode binaries from intel-microcode 3rdparty respository for Braswell processors using Makefile. Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com> Change-Id: Iec57e4d5cd63b9bccc869bf178053f1c99b81b9d Reviewed-on: https://review.coreboot.org/c/coreboot/+/39320 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Diffstat (limited to 'src/mainboard/intel/tglrvp')
0 files changed, 0 insertions, 0 deletions