aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/shadowmountain/Kconfig
diff options
context:
space:
mode:
authorV Sowmya <v.sowmya@intel.com>2021-01-15 14:01:54 +0530
committerPatrick Georgi <pgeorgi@google.com>2021-02-06 09:09:16 +0000
commit1b150cb000a189f7564486ec9411222718374111 (patch)
treedadcd64d385230fe4ead39c3714bc2ae19d98457 /src/mainboard/intel/shadowmountain/Kconfig
parent72463720a2aa831c703e2536843f5f58ed32091d (diff)
mb/intel/shadowmountain: Add bootblock and verstage code
This patch includes the bootblock and verstage changes for shadowmountain board. BUG=b:175808146 TEST= Build and boot shadowmountain board till early romstage. Signed-off-by: V Sowmya <v.sowmya@intel.com> Change-Id: I5f805baf42203306ff10e91a258d9117dd986c4a Reviewed-on: https://review.coreboot.org/c/coreboot/+/49479 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Aamir Bohra <aamir.bohra@intel.com>
Diffstat (limited to 'src/mainboard/intel/shadowmountain/Kconfig')
-rw-r--r--src/mainboard/intel/shadowmountain/Kconfig30
1 files changed, 30 insertions, 0 deletions
diff --git a/src/mainboard/intel/shadowmountain/Kconfig b/src/mainboard/intel/shadowmountain/Kconfig
index a822bcc350..66ae63672e 100644
--- a/src/mainboard/intel/shadowmountain/Kconfig
+++ b/src/mainboard/intel/shadowmountain/Kconfig
@@ -3,9 +3,39 @@ if BOARD_INTEL_SHADOWMOUNTAIN
config BOARD_SPECIFIC_OPTIONS
def_bool y
select BOARD_ROMSIZE_KB_32768
+ select DRIVERS_I2C_GENERIC
+ select DRIVERS_I2C_HID
+ select DRIVERS_INTEL_DPTF
+ select DRIVERS_INTEL_PMC
+ select DRIVERS_SPI_ACPI
+ select DRIVERS_USB_ACPI
+ select EC_GOOGLE_CHROMEEC
+ select EC_GOOGLE_CHROMEEC_BOARDID
+ select EC_GOOGLE_CHROMEEC_SKUID
+ select EC_GOOGLE_CHROMEEC_LPC
+ select HAVE_ACPI_RESUME
select HAVE_ACPI_TABLES
+ select INTEL_LPSS_UART_FOR_CONSOLE
+ select MAINBOARD_HAS_CHROMEOS
select SOC_INTEL_ALDERLAKE
+config CHROMEOS
+ select GBB_FLAG_FORCE_DEV_SWITCH_ON
+ select GBB_FLAG_FORCE_DEV_BOOT_USB
+ select GBB_FLAG_FORCE_DEV_BOOT_LEGACY
+ select GBB_FLAG_FORCE_MANUAL_RECOVERY
+ select GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC
+
+config VBOOT
+ select EC_GOOGLE_CHROMEEC_SWITCHES
+ select VBOOT_LID_SWITCH
+ select VBOOT_MOCK_SECDATA
+ select HAS_RECOVERY_MRC_CACHE
+
+config DIMM_SPD_SIZE
+ int
+ default 512
+
config DEVICETREE
string
default "variants/baseboard/devicetree.cb"