summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/mtarvon
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-17 17:22:00 +0300
committerMartin Roth <martinroth@google.com>2016-06-21 00:39:47 +0200
commit07921540dda79d810d8bfc6be211513c238a0d63 (patch)
tree6395b9d31d8030480004a6af8f1afc12394f678f /src/mainboard/intel/mtarvon
parent633c57d1d1ab3b2241fd259e12423054527ee000 (diff)
intel/car/cache_as_ram.inc: Prepare for dynamic CONFIG_RAMTOP
Change-Id: I02881ce465cb3835a6fa7c06b718aa42d0d327ec Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15227 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/mainboard/intel/mtarvon')
-rw-r--r--src/mainboard/intel/mtarvon/romstage.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/intel/mtarvon/romstage.c b/src/mainboard/intel/mtarvon/romstage.c
index b7d216e394..cb3e870043 100644
--- a/src/mainboard/intel/mtarvon/romstage.c
+++ b/src/mainboard/intel/mtarvon/romstage.c
@@ -28,6 +28,7 @@
#include <superio/intel/i3100/i3100.h>
#include "northbridge/intel/i3100/memory_initialized.c"
#include <cpu/x86/bist.h>
+#include <cpu/intel/romstage.h>
#include <spd.h>
#define DEVPRES_CONFIG (DEVPRES_D1F0 | DEVPRES_D2F0)
@@ -46,8 +47,7 @@ static inline int spd_read_byte(u16 device, u8 address)
#include "arch/x86/lib/stages.c"
#endif
-#include <cpu/intel/romstage.h>
-void main(unsigned long bist)
+void mainboard_romstage_entry(unsigned long bist)
{
msr_t msr;
u16 perf;