aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/minnow3/mainboard.c
diff options
context:
space:
mode:
authorBrenton Dong <brenton.m.dong@intel.com>2017-02-15 16:13:27 -0700
committerMartin Roth <martinroth@google.com>2017-02-22 23:22:13 +0100
commit6530b6d30dd5197ea855c608cecbcdcea8df9e32 (patch)
tree9268f38efee623b203723ec971b0ecb2b09972f8 /src/mainboard/intel/minnow3/mainboard.c
parent97f542efc285a4a2d7245f75cd5f871f5f60b890 (diff)
intel/minnow3: Implement and configure GPIO tables
Copy GPIO table implementation from the google/reef board except with board variant features removed. Also exlcude CrOS GPIO functions. Remove previous romstage GPIO implementation in brd_gpio.h and romstage.c. Configure GPIO settings for MinnowBoard 3. Change-Id: Id2817dcf2f8f196ecd13c810f7f0010a115db566 Signed-off-by: Brenton Dong <brenton.m.dong@intel.com> Reviewed-on: https://review.coreboot.org/18375 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/mainboard/intel/minnow3/mainboard.c')
-rw-r--r--src/mainboard/intel/minnow3/mainboard.c8
1 files changed, 7 insertions, 1 deletions
diff --git a/src/mainboard/intel/minnow3/mainboard.c b/src/mainboard/intel/minnow3/mainboard.c
index f7a2ef1c99..f9e932e2ff 100644
--- a/src/mainboard/intel/minnow3/mainboard.c
+++ b/src/mainboard/intel/minnow3/mainboard.c
@@ -14,10 +14,16 @@
*/
#include <device/device.h>
+#include "gpio.h"
static void mainboard_init(void *chip_info)
{
- /* Nothing Here Yet */
+ const struct pad_config *pads;
+ size_t num;
+
+ /* Configure GPIOs in Ramstage */
+ pads = gpio_table(&num);
+ gpio_configure_pads(pads, num);
}
struct chip_operations mainboard_ops = {