aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/kunimitsu/pei_data.c
diff options
context:
space:
mode:
authorMike M Hsieh <mike.m.hsieh@intel.com>2015-08-28 09:27:22 +0800
committerPatrick Georgi <pgeorgi@google.com>2015-09-08 11:35:49 +0000
commit736a4a2a1728ea0e28f96c1a19d6be9544b58f94 (patch)
treeac851549b909e7f6cce8f70f36d2c356e17f1801 /src/mainboard/intel/kunimitsu/pei_data.c
parent9ae6cd4280f0ff02711726393b74ca119fb1fc92 (diff)
kunimitsu: Modify DQ/DQS mapping
Modify DQ Byte Map and DQS Byte Swizzling to match up with design BUG=chrome-os-partner:44647 BRANCH=none TEST=System boot up and pass memory initialization Signed-off-by: Mike Hsieh <mike.m.hsieh@intel.com> Change-Id: I2018b9e6f8b557689d15acfe1f9404a9de5ae3bb Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 7d0a30d4b12bf4dc588d525399a8d223ff35e3de Original-Change-Id: I6001c853e4c5540717acf813e039c5c5dbe14c78 Original-Reviewed-on: https://chromium-review.googlesource.com/295518 Original-Commit-Ready: Wenkai Du <wenkai.du@intel.com> Original-Tested-by: Robbie Zhang <robbie.zhang@intel.com> Original-Reviewed-by: Robbie Zhang <robbie.zhang@intel.com> Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/11551 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/intel/kunimitsu/pei_data.c')
-rw-r--r--src/mainboard/intel/kunimitsu/pei_data.c10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/mainboard/intel/kunimitsu/pei_data.c b/src/mainboard/intel/kunimitsu/pei_data.c
index af9462f590..00451bfa5c 100644
--- a/src/mainboard/intel/kunimitsu/pei_data.c
+++ b/src/mainboard/intel/kunimitsu/pei_data.c
@@ -29,12 +29,12 @@ void mainboard_fill_pei_data(struct pei_data *pei_data)
const u8 dq_map[2][12] = {
{0x0F, 0xF0 , 0x00, 0xF0 , 0x0F, 0xF0 ,
0x0F, 0x00 , 0xFF, 0x00 , 0xFF, 0x00},
- {0x33, 0xCC , 0x00, 0xCC , 0x33, 0xCC ,
- 0x33, 0x00 , 0xFF, 0x00 , 0xFF, 0x00} };
- /* DQS CPU<>DRAM map for sklrvp board */
+ {0x0F, 0xF0 , 0x00, 0xF0 , 0x0F, 0xF0 ,
+ 0x0F, 0x00 , 0xFF, 0x00 , 0xFF, 0x00} };
+ /* DQS CPU<>DRAM map for kunimitsu board */
const u8 dqs_map[2][8] = {
- {0, 1, 3, 2, 4, 5, 6, 7},
- {1, 0, 4, 5, 2, 3, 6, 7} };
+ {0, 1, 3, 2, 6, 5, 4, 7},
+ {2, 3, 0, 1, 6, 7, 4, 5} };
/* Rcomp resistor*/
const u16 RcompResistor[3] = {200, 81, 162 };