summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/kblrvp/variants
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2020-07-25 14:01:52 +0200
committerMichael Niewöhner <c0d3z3r0@review.coreboot.org>2020-07-29 20:58:58 +0000
commit91dfb920383a8761711e1312f2bcffd2f9529dfb (patch)
treec59d0834ada7b19e8dc6699c92697894447b4388 /src/mainboard/intel/kblrvp/variants
parentaff69be254096a3a9d630551780c5610b7db15fa (diff)
soc/intel/skylake: Enable HECI3 depending on devicetree configuration
Currently HECI3 gets enabled by the option Heci3Enabled, but this duplicates the devicetree on/off options. Therefore use the on/off options for the enablement of the HECI3 controller. I checked all corresponding mainboards if the devicetree configuration matches the Heci3Enabled setting. Change-Id: I4f99d434dfee49a9783e38c3910b9391d479cb83 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43864 Reviewed-by: Michael Niewöhner Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/intel/kblrvp/variants')
-rw-r--r--src/mainboard/intel/kblrvp/variants/rvp11/overridetree.cb1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/intel/kblrvp/variants/rvp11/overridetree.cb b/src/mainboard/intel/kblrvp/variants/rvp11/overridetree.cb
index bff7967978..b7b569d7cc 100644
--- a/src/mainboard/intel/kblrvp/variants/rvp11/overridetree.cb
+++ b/src/mainboard/intel/kblrvp/variants/rvp11/overridetree.cb
@@ -7,7 +7,6 @@ chip soc/intel/skylake
register "ScsEmmcHs400Enabled" = "0"
register "ScsSdCardEnabled" = "0"
register "Device4Enable" = "0"
- register "Heci3Enabled" = "0"
register "PmTimerDisabled" = "0"
register "serirq_mode" = "SERIRQ_CONTINUOUS"