diff options
| author | Michael Niewöhner <foss@mniewoehner.de> | 2020-12-21 17:09:08 +0100 |
|---|---|---|
| committer | Michael Niewöhner <foss@mniewoehner.de> | 2021-01-21 18:13:39 +0000 |
| commit | fccc24f063acb2470ba919237b0056c6afecd4d9 (patch) | |
| tree | 79d7f97132735648da94be1eaa827ebf33ab7182 /src/mainboard/intel/glkrvp/variants | |
| parent | f31c2f2b7a27fbb2d8a26125f3d1852c821ea0b7 (diff) | |
mb/intel/glkrvp: do LPC/eSPI pad configuration at board-level
Do LPC/eSPI pad configuration at board-level to match other platforms.
This is done by adding one missing pad to the early gpio table and
dropping the call to the soc function.
The soc code gets dropped in CB:49410.
Change-Id: I210633d4520fcfab59f68268bd7991557433ce38
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49415
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/intel/glkrvp/variants')
| -rw-r--r-- | src/mainboard/intel/glkrvp/variants/baseboard/gpio.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/intel/glkrvp/variants/baseboard/gpio.c b/src/mainboard/intel/glkrvp/variants/baseboard/gpio.c index 56df526056..28efde9bdb 100644 --- a/src/mainboard/intel/glkrvp/variants/baseboard/gpio.c +++ b/src/mainboard/intel/glkrvp/variants/baseboard/gpio.c @@ -236,6 +236,7 @@ const struct pad_config * __weak variant_gpio_table(size_t *num) static const struct pad_config early_gpio_table[] = { PAD_CFG_NF_IOSTANDBY_IGNORE(GPIO_177, UP_20K, DEEP, NF1), /* SMB_CLK */ PAD_CFG_NF_IOSTANDBY_IGNORE(GPIO_178, UP_20K, DEEP, NF1), /* SMB_DATA */ + PAD_NC(GPIO_154, NONE), /* LPC_CLKRUNB -- NC for eSPI */ }; const struct pad_config * __weak |