aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/emeraldlake2/romstage.c
diff options
context:
space:
mode:
authorStefan Reinauer <reinauer@chromium.org>2012-05-02 16:38:47 -0700
committerStefan Reinauer <stefan.reinauer@coreboot.org>2012-05-03 20:34:05 +0200
commitd4bacf962c9e6185e7259eb4f7830bffca197e71 (patch)
tree4359d4552355de365a6f3a2c9580e7d5143259d1 /src/mainboard/intel/emeraldlake2/romstage.c
parent6870f0cc290c3aa106ccfc84ae62902b27eee4dc (diff)
Print some useful debugging information in PSS table creation
Change-Id: I1ec7a7e54513671331ac12f08d5f59161b72b0fd Example: PSS: 1900MHz power 35000 control 0x1300 status 0x1300 PSS: 1600MHz power 28468 control 0x1000 status 0x1000 PSS: 1400MHz power 24291 control 0xe00 status 0xe00 PSS: 1200MHz power 20340 control 0xc00 status 0xc00 PSS: 1000MHz power 16569 control 0xa00 status 0xa00 PSS: 800MHz power 12937 control 0x800 status 0x800 PSS: 1900MHz power 35000 control 0x1300 status 0x1300 PSS: 1600MHz power 28468 control 0x1000 status 0x1000 PSS: 1400MHz power 24291 control 0xe00 status 0xe00 PSS: 1200MHz power 20340 control 0xc00 status 0xc00 PSS: 1000MHz power 16569 control 0xa00 status 0xa00 PSS: 800MHz power 12937 control 0x800 status 0x800 Signed-off-by: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/994 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/mainboard/intel/emeraldlake2/romstage.c')
0 files changed, 0 insertions, 0 deletions