diff options
| author | Stefan Reinauer <stepan@coresystems.de> | 2009-10-26 16:48:27 +0000 |
|---|---|---|
| committer | Stefan Reinauer <stepan@openbios.org> | 2009-10-26 16:48:27 +0000 |
| commit | fbb8a015436d745916bfde6b521b3c36ae534e5e (patch) | |
| tree | f6df4642d117c65847ca8a4da0a71df35b1b15e3 /src/mainboard/intel/eagleheights/Config.lb | |
| parent | 39e722958c80930a0d58a7cb267a0387811be099 (diff) | |
Use Intel Core code for eagleheights CAR init, not Intel Core 2, as
any of the CPUs might be used.
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Peter Stuge <peter@stuge.se>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4858 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/intel/eagleheights/Config.lb')
| -rw-r--r-- | src/mainboard/intel/eagleheights/Config.lb | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/mainboard/intel/eagleheights/Config.lb b/src/mainboard/intel/eagleheights/Config.lb index 8346682908..ea76cad821 100644 --- a/src/mainboard/intel/eagleheights/Config.lb +++ b/src/mainboard/intel/eagleheights/Config.lb @@ -109,7 +109,8 @@ ldscript /arch/i386/lib/id.lds ## ## Setup Cache-As-Ram ## -mainboardinit cpu/intel/model_6fx/cache_as_ram.inc +## Use Intel Core (not Core 2) code for CAR init, any CPU might be used. +mainboardinit cpu/intel/model_6ex/cache_as_ram.inc ### ### This is the early phase of coreboot startup |