summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/d945gclf/gpio.c
diff options
context:
space:
mode:
authorJian Tong <tongjian@huaqin.corp-partner.google.com>2024-06-11 14:42:06 +0800
committerFelix Held <felix-coreboot@felixheld.de>2024-06-12 14:50:02 +0000
commit95332df9d3d1aae88a6007b261e3dfc59aeba9c9 (patch)
tree1f626a206d4c25e02ba53a5553e33b4f1ac4b371 /src/mainboard/intel/d945gclf/gpio.c
parentf883855cd7f79646b2e6111dff6aa46ff0eb2eb0 (diff)
mb/google/brox/var/lotso: Update gpio setting
Based on lotso EVT schematics update gpio settings. GSPI0_CS0_L -> NF7 GSPI0_MISO -> NF7 GSPI0_MISO -> NF7 GPP_F18 -> EDGE_SINGLE BUG=b:333494257 TEST=emerge-brox coreboot chromeos-bootimage and boot on Change-Id: I12d84538566c4d51fe346eb5609e55d91ddafbea Signed-off-by: Jian Tong <tongjian@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/83039 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Kun Liu <liukun11@huaqin.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/intel/d945gclf/gpio.c')
0 files changed, 0 insertions, 0 deletions