aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/hp/z220_sff_workstation/mainboard.h
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2019-06-04 15:56:44 +0200
committerFelix Held <felix-coreboot@felixheld.de>2019-06-06 12:13:19 +0000
commit05284b64d00fbdcea9b7a163d4a9377bdb25d831 (patch)
treeddcb435503cbb68e87258c6ebb776e2b35c7a7a1 /src/mainboard/hp/z220_sff_workstation/mainboard.h
parentf97232236891bc8f5c816a96c98807a0f2449234 (diff)
mb/hp: Add Z220 SFF workstation
* Add initial board commit based on HP8200 SFF. * Add documentation. * Serial and PCIe slot are working. Tested on HP Z220. Change-Id: I75987a7ea9a008a64281f0d5ab27e5148d36a4ec Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33207 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/hp/z220_sff_workstation/mainboard.h')
-rw-r--r--src/mainboard/hp/z220_sff_workstation/mainboard.h19
1 files changed, 19 insertions, 0 deletions
diff --git a/src/mainboard/hp/z220_sff_workstation/mainboard.h b/src/mainboard/hp/z220_sff_workstation/mainboard.h
new file mode 100644
index 0000000000..b47a8f558f
--- /dev/null
+++ b/src/mainboard/hp/z220_sff_workstation/mainboard.h
@@ -0,0 +1,19 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2014 Vladimir Serbinenko
+ * Copyright (C) 2018 Patrick Rudolph <siro@das-labor.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; version 2 of
+ * the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#define SUPERIO_DEV SIO0
+#define SUPERIO_PNP_BASE 0x2e