aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/zork/Kconfig
diff options
context:
space:
mode:
authorMartin Roth <martin@coreboot.org>2020-11-12 10:33:43 -0700
committerFelix Held <felix-coreboot@felixheld.de>2020-11-17 08:38:44 +0000
commit560c11ec65ee7c0a669b040546fbdea8a353926e (patch)
tree7cf5a79eeec277e8d6d72a61b1f936e82409c8c3 /src/mainboard/google/zork/Kconfig
parent5014373edd89835609101821befc6d89dcaadb10 (diff)
mb/google/zork: Assume VBOOT_STARTS_BEFORE_BOOTBLOCK
At this point, the zork platform will only use psp_verstage, so remove the VBOOT_STARTS_IN_BOOTBLOCK option and set code for VBOOT_STARTS- BEFORE_BOOTBLOCK to always be used. TEST=Build & Boot Morphius BRANCH=Zork BUG=b:172848137 Signed-off-by: Martin Roth <martin@coreboot.org> Change-Id: I30d90fe82c37966a860b52c07a3550dcecf8d19d Reviewed-on: https://review.coreboot.org/c/coreboot/+/47529 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/google/zork/Kconfig')
-rw-r--r--src/mainboard/google/zork/Kconfig21
1 files changed, 3 insertions, 18 deletions
diff --git a/src/mainboard/google/zork/Kconfig b/src/mainboard/google/zork/Kconfig
index 041a4e7a55..a0606cc59a 100644
--- a/src/mainboard/google/zork/Kconfig
+++ b/src/mainboard/google/zork/Kconfig
@@ -105,6 +105,7 @@ config ONBOARD_VGA_IS_PRIMARY
config VBOOT
select EC_GOOGLE_CHROMEEC_SWITCHES
select VBOOT_LID_SWITCH
+ select VBOOT_STARTS_BEFORE_BOOTBLOCK
config VBOOT_VBNV_OFFSET
hex
@@ -129,7 +130,7 @@ config DRIVER_TPM_I2C_ADDR
config PICASSO_FW_A_POSITION
hex
default 0xFF012040
- depends on VBOOT_SLOTS_RW_AB && VBOOT_STARTS_BEFORE_BOOTBLOCK
+ depends on VBOOT_SLOTS_RW_AB
help
Location of the AMD firmware in the RW_A region. This is the
start of the RW-A region + 64 bytes for the cbfs header.
@@ -137,7 +138,7 @@ config PICASSO_FW_A_POSITION
config PICASSO_FW_B_POSITION
hex
default 0xFF312040
- depends on VBOOT_SLOTS_RW_AB && VBOOT_STARTS_BEFORE_BOOTBLOCK
+ depends on VBOOT_SLOTS_RW_AB
help
Location of the AMD firmware in the RW_B region. This is the
start of the RW-A region + 64 bytes for the cbfs header.
@@ -241,22 +242,6 @@ config VARIANT_MAX_BOARD_ID_BROKEN_FMPCU_POWER
help
Last board version that needs the extra delay for FPMCU init.
-config VBOOT_STARTS_BEFORE_BOOTBLOCK
- bool "PSP verstage"
- default y if VBOOT
- help
- Firmware verification happens before the main processor is brought
- online.
-
-config VBOOT_STARTS_IN_BOOTBLOCK
- bool "X86 verstage (in bootblock)"
- depends on VBOOT && ! VBOOT_STARTS_BEFORE_BOOTBLOCK
- select VBOOT_SEPARATE_VERSTAGE
- help
- Firmware verification happens during the end of or right after the
- bootblock. This implies that a static VBOOT2_WORK() buffer must be
- allocated in memlayout.
-
config EFS_SPI_READ_MODE
int
default 0 if EM100 # Normal read mode