aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/veyron_pinky/Kconfig
diff options
context:
space:
mode:
authorDaisuke Nojiri <dnojiri@chromium.org>2014-09-24 09:39:16 -0700
committerAaron Durbin <adurbin@google.com>2015-04-02 20:46:17 +0200
commit5c2988c4616d8326f56037e7ef5e8280c134ef7d (patch)
tree4b9d802bdb193e4ea12399ddec69e1b3965cbba5 /src/mainboard/google/veyron_pinky/Kconfig
parent8d9a1bd5a84df71965488bfc49f07bdc1dcc1f9a (diff)
veyron: select rw romstage using vboot2
this change makes veyron pinky to select a rw romstage using vboot2. BUG=None TEST=Booted Veyron Pinky. Verified firmware selection in the log. BRANCH=None Signed-off-by: Daisuke Nojiri <dnojiri@chromium.org> CQ-DEPEND=CL:219100 Original-Change-Id: Ia1cfdacde9f8b17b00e7772a02e0d266afedb82f Original-Reviewed-on: https://chromium-review.googlesource.com/219103 Original-Reviewed-by: Daisuke Nojiri <dnojiri@chromium.org> Original-Tested-by: Daisuke Nojiri <dnojiri@chromium.org> Original-Commit-Queue: Daisuke Nojiri <dnojiri@chromium.org> (cherry picked from commit 69c1e4b9ee200645d38d28165389aa85ef9b36cd) Signed-off-by: Aaron Durbin <adurbin@chromium.org> Change-Id: I7b4a2db8bcb95038dfb55bb7ceee66ac4a6c9475 Reviewed-on: http://review.coreboot.org/9234 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/mainboard/google/veyron_pinky/Kconfig')
-rw-r--r--src/mainboard/google/veyron_pinky/Kconfig5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/mainboard/google/veyron_pinky/Kconfig b/src/mainboard/google/veyron_pinky/Kconfig
index e2c9d1ae54..07b31fff16 100644
--- a/src/mainboard/google/veyron_pinky/Kconfig
+++ b/src/mainboard/google/veyron_pinky/Kconfig
@@ -31,6 +31,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select BOARD_ROMSIZE_KB_4096
select MAINBOARD_HAS_BOOTBLOCK_INIT
select HAVE_HARD_RESET
+ select RETURN_FROM_VERSTAGE
config MAINBOARD_DIR
string
@@ -48,6 +49,10 @@ config EC_GOOGLE_CHROMEEC_SPI_BUS
hex
default 0
+config VBOOT_RAMSTAGE_INDEX
+ hex
+ default 0x3
+
config BOOT_MEDIA_SPI_BUS
int
default 2