summaryrefslogtreecommitdiff
path: root/src/mainboard/google/veyron
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-04-06 22:25:50 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-07-20 20:28:39 +0000
commit3e914d372661ba68ca92d476708bd68af2593b10 (patch)
treed387bc1342a0653b7fcbf53bb8c2b3034d630fc3 /src/mainboard/google/veyron
parenta91821b677b0162e07f0f4e31b738d46992dccaf (diff)
arch/arm64,arm: Prepare for !SEPARATE_ROMSTAGE
Prepare platforms for linking romstage code in the bootblock. Change-Id: Ic20799b4d6e3f62cd05791a2bd275000a12cc83c Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63420 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/mainboard/google/veyron')
-rw-r--r--src/mainboard/google/veyron/romstage.c11
1 files changed, 9 insertions, 2 deletions
diff --git a/src/mainboard/google/veyron/romstage.c b/src/mainboard/google/veyron/romstage.c
index de4617c24e..488f581a76 100644
--- a/src/mainboard/google/veyron/romstage.c
+++ b/src/mainboard/google/veyron/romstage.c
@@ -8,11 +8,12 @@
#include <console/console.h>
#include <device/mmio.h>
#include <program_loading.h>
-#include <soc/sdram.h>
+#include <romstage_common.h>
#include <soc/clock.h>
-#include <soc/pwm.h>
#include <soc/grf.h>
+#include <soc/pwm.h>
#include <soc/rk808.h>
+#include <soc/sdram.h>
#include <soc/tsadc.h>
#include <symbols.h>
#include <timestamp.h>
@@ -68,6 +69,12 @@ void main(void)
console_init();
exception_init();
+
+ romstage_main();
+}
+
+void __noreturn romstage_main(void)
+{
configure_l2ctlr();
tsadc_init();