summaryrefslogtreecommitdiff
path: root/src/mainboard/google/stout
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-10-26 18:41:47 +0200
committerMartin Roth <martinroth@google.com>2019-10-27 17:48:30 +0000
commit0edf6a59f8b5ad5dd6911078f349357fd36625ab (patch)
tree436b2f2f637a03a79618fd0563e5157088d4df9a /src/mainboard/google/stout
parent7385b656c24bf62461ac57e6d75c503925315083 (diff)
src: Use 'include <boot/coreboot_tables.h>' when appropriate
Change-Id: I3d90e46ed391ce323436750c866a0afc3879e2e6 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36359 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/stout')
-rw-r--r--src/mainboard/google/stout/mainboard.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/google/stout/mainboard.c b/src/mainboard/google/stout/mainboard.c
index ac356027f5..782546a54d 100644
--- a/src/mainboard/google/stout/mainboard.c
+++ b/src/mainboard/google/stout/mainboard.c
@@ -20,7 +20,6 @@
#include <device/pci_ops.h>
#include <drivers/intel/gma/int15.h>
#include <arch/acpi.h>
-#include <boot/coreboot_tables.h>
#include <southbridge/intel/bd82x6x/pch.h>
#include <device/pci.h>
#include <ec/quanta/it8518/ec.h>