summaryrefslogtreecommitdiff
path: root/src/mainboard/google/smaug/chromeos.c
diff options
context:
space:
mode:
authorBrandon Breitenstein <brandon.breitenstein@intel.com>2021-03-03 14:09:22 -0800
committerFurquan Shaikh <furquan@google.com>2021-03-05 17:02:20 +0000
commitd8774f6899ac2468c1a4e1787597ba2c22ecbae8 (patch)
treee1baf36fe14c03c2658d1b57990840099a76bb03 /src/mainboard/google/smaug/chromeos.c
parent54d59ef7b772374ae9e30826a2e85b9fccafa2e4 (diff)
soc/intel/tigerlake: Enable TCSS Muxes to disconnect mode during boot
TCSS muxes being left uninitialized during boot is causing some USB3 devices to downgrade to USB2 speed. To properly configure the Type C ports the muxes should be set to disconnected state during boot so that the port mapping of USB2/3 devices is properly setup prior to Kernel initializing devices. BUG=b:180426950 BRANCH=firmware-volteer-13672.B TEST= Connected USB3 storage device and rebooted the system multiple times to verify that devices were no longer downgrading to USB2 speed. Change-Id: I4352072a4a7d6ccb1364b38377831f3c22ae8fb4 Signed-off-by: Brandon Breitenstein <brandon.breitenstein@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51194 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/google/smaug/chromeos.c')
0 files changed, 0 insertions, 0 deletions