aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/slippy/romstage.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-07-03 13:45:33 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-07-09 16:25:18 +0000
commitf0b5e91b1b76c6034750cfdd45f149cba12aab5e (patch)
treed1d6b09750565c3c9a9082aef9d43c6c65621183 /src/mainboard/google/slippy/romstage.c
parent91aae2e0bc074a3dba475f6fab8612d1a8842e57 (diff)
mb/google/slippy: Put GPIOs in a C file
This will allow dropping the pointer inside romstage_params. Change-Id: Iec6dac1a271b22d6c09b4064a9e8a310e57026a6 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43102 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tristan Corrick <tristan@corrick.kiwi>
Diffstat (limited to 'src/mainboard/google/slippy/romstage.c')
-rw-r--r--src/mainboard/google/slippy/romstage.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/mainboard/google/slippy/romstage.c b/src/mainboard/google/slippy/romstage.c
index 0b43adff38..bc14ee029c 100644
--- a/src/mainboard/google/slippy/romstage.c
+++ b/src/mainboard/google/slippy/romstage.c
@@ -5,8 +5,11 @@
#include <northbridge/intel/haswell/haswell.h>
#include <northbridge/intel/haswell/raminit.h>
#include <southbridge/intel/lynxpoint/pch.h>
+#include <southbridge/intel/lynxpoint/lp_gpio.h>
#include "variant.h"
+extern const struct pch_lp_gpio_map mainboard_gpio_map[];
+
void mainboard_config_rcba(void)
{
/*
@@ -74,6 +77,7 @@ void mainboard_romstage_entry(void)
struct romstage_params romstage_params = {
.pei_data = &pei_data,
+ .gpio_map = &mainboard_gpio_map,
};
variant_romstage_entry(&romstage_params);