summaryrefslogtreecommitdiff
path: root/src/mainboard/google/skyrim
diff options
context:
space:
mode:
authorEricKY Cheng <ericky_cheng@compal.corp-partner.google.com>2023-01-12 12:31:37 +0800
committerMartin L Roth <gaumless@gmail.com>2023-01-15 02:21:30 +0000
commita1f499f4d1473921ed8458f0d6cfd99438e3091d (patch)
tree5c026fbc9e2745217e247eb02bf50090d504c674 /src/mainboard/google/skyrim
parent4eba742ee6d25d507c9a5f253e53f13cdb7fcd16 (diff)
mb/google/skyrim/var/winterhold: Update USB port A0 setting
Update USB port Type-A Port A0 setting. BUG=b:261650602 TEST=emerge-skyrim coreboot. Ensure that USB-A port is enumerated correctly in the output of lusub command. Change-Id: I9563f7b141c34b613cf896f1ce92178617a62c93 Signed-off-by: EricKY Cheng <ericky_cheng@compal.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/71854 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Van Patten <timvp@google.com>
Diffstat (limited to 'src/mainboard/google/skyrim')
-rw-r--r--src/mainboard/google/skyrim/variants/winterhold/overridetree.cb55
1 files changed, 12 insertions, 43 deletions
diff --git a/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb b/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
index f0dfecc97a..04da26c62e 100644
--- a/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
+++ b/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
@@ -133,54 +133,23 @@ chip soc/amd/mendocino
device ref xhci_1_root_hub on # XHCI1 root hub
chip drivers/usb/acpi
device ref usb3_port3 on # USB 3.1 port3
- chip drivers/usb/hub
- register "desc" = ""USB Hub""
- register "name" = ""VL822""
- register "port_count" = "4"
- device usb 0.0 on # VL822 USB3 hub
- chip drivers/usb/acpi
- register "desc" = ""USB3 Type-A Port A0 (DB)""
- register "type" = "UPC_TYPE_USB3_A"
- register "use_custom_pld" = "true"
- register "custom_pld" = "ACPI_PLD_TYPE_A(LEFT, RIGHT, ACPI_PLD_GROUP(2, 2))"
- device usb 3.0 on end
- end
- chip drivers/usb/acpi
- register "desc" = ""WWAN""
- register "type" = "UPC_TYPE_INTERNAL"
- register "group" = "ACPI_PLD_GROUP(2, 2)"
- register "has_power_resource" = "1"
- register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPIO_42)"
- register "reset_off_delay_ms" = "20"
- register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPIO_8)"
- register "enable_delay_ms" = "20"
- device usb 3.1 on end
- end
- end # VL822 USB3 hub
+ chip drivers/usb/acpi
+ register "desc" = ""USB3 Type-A Port A0 (MLB)""
+ register "type" = "UPC_TYPE_USB3_A"
+ register "use_custom_pld" = "true"
+ register "custom_pld" = "ACPI_PLD_TYPE_A(LEFT, LEFT, ACPI_PLD_GROUP(3, 1))"
+ device usb 3.2 on end
end
end # USB 3.1 port3
end
chip drivers/usb/acpi
device ref usb2_port3 on # USB 2 port3
- chip drivers/usb/hub
- register "desc" = ""USB Hub""
- register "name" = ""VL822""
- register "port_count" = "4"
- device usb 0.0 on # VL822 USB2 hub
- chip drivers/usb/acpi
- register "desc" = ""USB2 Type-A Port A0 (DB)""
- register "type" = "UPC_TYPE_USB3_A"
- register "use_custom_pld" = "true"
- register "custom_pld" = "ACPI_PLD_TYPE_A(LEFT, RIGHT, ACPI_PLD_GROUP(2, 2))"
- device usb 2.0 on end
- end
- chip drivers/usb/acpi
- register "desc" = ""WWAN""
- register "type" = "UPC_TYPE_INTERNAL"
- register "group" = "ACPI_PLD_GROUP(2, 2)"
- device usb 2.1 on end
- end
- end # VL822 USB2 hub
+ chip drivers/usb/acpi
+ register "desc" = ""USB2 Type-A Port A0 (MLB)""
+ register "type" = "UPC_TYPE_USB3_A"
+ register "use_custom_pld" = "true"
+ register "custom_pld" = "ACPI_PLD_TYPE_A(LEFT, LEFT, ACPI_PLD_GROUP(3, 1))"
+ device usb 2.2 on end
end
end # USB 2 port3
end