summaryrefslogtreecommitdiff
path: root/src/mainboard/google/rush_ryu/bct/Makefile.inc
diff options
context:
space:
mode:
authorJimmy Zhang <jimmzhang@nvidia.com>2014-08-07 16:31:15 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-03-26 00:26:48 +0100
commitbd2b59cf2bda89f5f01b0f1c58093944589a0a03 (patch)
treeb031781fb001911bba63a64c4cc086d7f10066fa /src/mainboard/google/rush_ryu/bct/Makefile.inc
parent9a1691dabe0a13f17f58ecfab7a9c162011f5780 (diff)
ryu: Update BCT to Max Frequency 924MHz
Replace previous 528MHz BCT. This BCT contains four entries as below: 0: Samsung 1: Hynix 2: Micron 3: (spare) 528MHz Micron BUG=none BRANCH=none TEST=Built and tested on Micron LPDDR. Change-Id: Ibe9e299ac1dd4cabd390b2e78bbec6c0f3a3871b Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 3fcb3e82998c88220e87118efff0595ba3572e38 Original-Change-Id: I49e18ca8dc69f2ce9ded71f4f55c02a8b91f92b2 Original-Signed-off-by: Jimmy Zhang <jimmzhang@nvidia.com> Original-Reviewed-on: https://chromium-review.googlesource.com/211479 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Original-Reviewed-by: Tom Warren <twarren@nvidia.com> Reviewed-on: http://review.coreboot.org/8919 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard/google/rush_ryu/bct/Makefile.inc')
-rw-r--r--src/mainboard/google/rush_ryu/bct/Makefile.inc2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/rush_ryu/bct/Makefile.inc b/src/mainboard/google/rush_ryu/bct/Makefile.inc
index 09aa562b0d..f4e97198bf 100644
--- a/src/mainboard/google/rush_ryu/bct/Makefile.inc
+++ b/src/mainboard/google/rush_ryu/bct/Makefile.inc
@@ -22,7 +22,7 @@ bct-cfg-$(CONFIG_RUSH_RYU_BCT_CFG_SPI) += spi.cfg
bct-cfg-y += odmdata.cfg
bct-cfg-y += jtag.cfg
#NOTE: When full LPDDR3 SDRAM config is done in bootblock, remove this
-bct-cfg-$(CONFIG_BOOTROM_SDRAM_INIT) += sdram-ryu-4GB-528-Micron-full.cfg
+bct-cfg-$(CONFIG_BOOTROM_SDRAM_INIT) += sdram-4GB-924.cfg
# Note when SDRAM config (sdram-*.cfg) files are changed, we have to regenerate
# the include files (sdram-*.inc) by running "./cfg2inc.sh sdram-*.cfg".