summaryrefslogtreecommitdiff
path: root/src/mainboard/google/rex/chromeos.fmd
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2024-10-30 00:22:28 +0530
committerSubrata Banik <subratabanik@google.com>2024-10-31 03:35:34 +0000
commit28717bd0d3eac7c4e6ffa42d6f7b8f2aa2603ece (patch)
tree13fe675a0c8930f56ab2b7943d59f04245a942ba /src/mainboard/google/rex/chromeos.fmd
parentbc8cc460550364c16ae00b00e19fd8c033ec175c (diff)
mb/google/fatcat: Adjust EC host command range for microchip EC
This commit adjusts the EC host command range for the Fatcat board to 0x800-0x807 & 0x200-0x20f. This change is necessary because the microchip EC used on the Fatcat board has a smaller host command range than the ITE/Nuvoton ECs used on other Fatcat variants. The `gen1_dec` register in the devicetree is updated to reflect this change. As per boot log, the `gen1_dec` aka offset 0x84, base address is 800 and size is 8 bytes. AP FW Boot log: [SPEW] PCI: 00:00:1f.0 resource base 800 size 8 align 0 gran 0 limit 0 flags c0000100 index 84 BUG=b:376207365 TEST=Able to build and boot google/fatcat w/o any error. without this patch: [SPEW ] LPC: Trying to open IO window from 800 size 8 [ERROR] LPC: Cannot open IO window: 800 size 8 [ERROR] No more IO windows with this patch: [SPEW ] LPC: Trying to open IO window from 800 size 8 Change-Id: Ifcee533341fa583d841a4b564f25831c6d04e951 Signed-off-by: Subrata Banik <subratabanik@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/84919 Reviewed-by: Anil Kumar K <anil.kumar.k@intel.com> Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Pranava Y N <pranavayn@google.com> Reviewed-by: Vijay P Hiremath <vijay.p.hiremath@intel.com>
Diffstat (limited to 'src/mainboard/google/rex/chromeos.fmd')
0 files changed, 0 insertions, 0 deletions