summaryrefslogtreecommitdiff
path: root/src/mainboard/google/reef/devicetree.cb
diff options
context:
space:
mode:
authorJagadish Krishnamoorthy <jagadish.krishnamoorthy@intel.com>2016-06-23 12:50:01 -0700
committerMartin Roth <martinroth@google.com>2016-06-28 16:46:49 +0200
commit6dfe25dc8b737e8c66f690cd3676dc0f4b96934f (patch)
tree1fdce93a996cff95d5afde23124d06bf9ce917c0 /src/mainboard/google/reef/devicetree.cb
parent651642203426661e4092dd0d5c3cbecb97486236 (diff)
google/reef: disable unused devices
BRANCH=none BUG=chrome-os-partner:54325, chrome-os-partner:54581 TEST=device off in devicetree should disable the device. Change-Id: I5dada06cba0eea8a30f297e3a6940a36b2ff40ee Signed-off-by: Jagadish Krishnamoorthy <jagadish.krishnamoorthy@intel.com> Reviewed-on: https://review.coreboot.org/15339 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/google/reef/devicetree.cb')
-rw-r--r--src/mainboard/google/reef/devicetree.cb4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/google/reef/devicetree.cb b/src/mainboard/google/reef/devicetree.cb
index d8ddd462b3..d2b295f6c8 100644
--- a/src/mainboard/google/reef/devicetree.cb
+++ b/src/mainboard/google/reef/devicetree.cb
@@ -56,7 +56,7 @@ chip soc/intel/apollolake
device pci 14.0 on end # - Root Port 0 - PCIe-B 0 - Wifi
device pci 14.1 off end # - Root Port 1 - PCIe-B 1
device pci 15.0 on end # - XHCI
- device pci 15.1 on end # - XDCI
+ device pci 15.1 off end # - XDCI
device pci 16.0 on end # - I2C 0
device pci 16.1 on end # - I2C 1
device pci 16.2 on end # - I2C 2
@@ -75,7 +75,7 @@ chip soc/intel/apollolake
device pci 1a.0 on end # - PWM
device pci 1b.0 on end # - SDCARD
device pci 1c.0 on end # - eMMC
- device pci 1e.0 on end # - SDIO
+ device pci 1e.0 off end # - SDIO
device pci 1f.0 on # - LPC
chip ec/google/chromeec
device pnp 0c09.0 on end