diff options
| author | Subrata Banik <subrata.banik@intel.com> | 2017-11-29 16:17:13 +0530 |
|---|---|---|
| committer | Subrata Banik <subrata.banik@intel.com> | 2017-11-30 16:27:12 +0000 |
| commit | 771d611f9ea6aa9b6dbf0ea0fffa5fb48e059351 (patch) | |
| tree | 2571040f7190ecd741f9d8060620e722b83a4797 /src/mainboard/google/poppy/chromeos.fmd | |
| parent | 94dc50e81092cc788a861ee17905b58e4dd17242 (diff) | |
soc/intel/skylake: Set low maximum temperature threshold for Thermal Device
PMC logic shuts down the thermal sensor when CPU is in a C-state and
DTS Temp <= Low Temp Threshold in case Dynamic Thermal Shutdown in
S0ix is enabled.
BUG=b:69110373
BRANCH=none
TEST=Ensure Thermal Device(B0: D20: F2) TSPM offset 0x1c[LTT (8:0)]
value is 0xFA.
Change-Id: I94d09a28bf1ea07a53cfa04c54752358bafca610
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/22419
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/google/poppy/chromeos.fmd')
0 files changed, 0 insertions, 0 deletions