aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/octopus/variants/fleex/gpio.c
diff options
context:
space:
mode:
authorEric Lai <ericr_lai@compal.corp-partner.google.com>2020-09-09 16:31:12 +0800
committerKarthik Ramasubramanian <kramasub@google.com>2020-09-18 17:44:16 +0000
commit0647f614cd36840989ea5fb3559ecb12286704c4 (patch)
tree1e057316b1220c3d168f255b424e32e22bdc5978 /src/mainboard/google/octopus/variants/fleex/gpio.c
parentfc161cbb36013b332822e0cad549388b333f24ec (diff)
mb/google/octopus/variants/fleex: support LTE power sequence
GPIOs related to power sequence are GPIO_67 - EN_PP3300 GPIO_117 - FULL_CARD_POWER_ON_OFF GPIO_161 - PLT_RST_LTE_L 1. Power on: GPIO_67 -> 0ms -> GPIO_117 -> 30ms -> GPIO_161 2. Power off: GPIO_161 -> 30ms -> GPIO_117 -> 100ms -> GPIO_67 3. Power reset: - keep GPIO_67 and GPIO_117 high and - pull down GPIO_161 for 30ms then release it. BUG=b:168075958 BRANCH=octopus TEST=build image and verify on the DUT with LTE DB. Signed-off-by: Eric Lai <ericr_lai@compal.corp-partner.google.com> Change-Id: I9b56ef8ff346c1d4edd5aad04d4a7396c4702ffc Reviewed-on: https://review.coreboot.org/c/coreboot/+/45193 Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Henry Sun <henrysun@google.com> Reviewed-by: Ivy Jian <ivy_jian@compal.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/octopus/variants/fleex/gpio.c')
-rw-r--r--src/mainboard/google/octopus/variants/fleex/gpio.c27
1 files changed, 24 insertions, 3 deletions
diff --git a/src/mainboard/google/octopus/variants/fleex/gpio.c b/src/mainboard/google/octopus/variants/fleex/gpio.c
index 4d92630cac..8148dcef2d 100644
--- a/src/mainboard/google/octopus/variants/fleex/gpio.c
+++ b/src/mainboard/google/octopus/variants/fleex/gpio.c
@@ -10,8 +10,10 @@ static const struct pad_config default_override_table[] = {
PAD_NC(GPIO_52, UP_20K),
PAD_NC(GPIO_53, UP_20K),
- PAD_NC(GPIO_67, UP_20K),
- PAD_NC(GPIO_117, UP_20K),
+ /* UART2-CTS_B -- EN_PP3300_DX_LTE_SOC */
+ PAD_CFG_GPO(GPIO_67, 1, PWROK),
+ /* PCIE_WAKE1_B -- FULL_CARD_POWER_OFF */
+ PAD_CFG_GPO(GPIO_117, 1, PWROK),
PAD_NC(GPIO_143, UP_20K),
PAD_NC(GPIO_144, UP_20K),
@@ -21,7 +23,8 @@ static const struct pad_config default_override_table[] = {
PAD_CFG_GPO_IOSSTATE_IOSTERM(GPIO_146, 0, DEEP, NONE, Tx0RxDCRx0,
DISPUPD),
- PAD_NC(GPIO_161, UP_20K),
+ /* AVS_I2S1_MCLK -- PLT_RST_LTE_L */
+ PAD_CFG_GPO(GPIO_161, 1, DEEP),
PAD_NC(GPIO_213, DN_20K),
PAD_NC(GPIO_214, DN_20K),
@@ -33,3 +36,21 @@ const struct pad_config *variant_override_gpio_table(size_t *num)
return default_override_table;
}
+
+static const struct pad_config lte_early_override_table[] = {
+ /* UART2-CTS_B -- EN_PP3300_DX_LTE_SOC */
+ PAD_CFG_GPO(GPIO_67, 1, PWROK),
+
+ /* PCIE_WAKE1_B -- FULL_CARD_POWER_OFF */
+ PAD_CFG_GPO(GPIO_117, 1, PWROK),
+
+ /* AVS_I2S1_MCLK -- PLT_RST_LTE_L */
+ PAD_CFG_GPO(GPIO_161, 0, DEEP),
+};
+
+const struct pad_config *variant_early_override_gpio_table(size_t *num)
+{
+ *num = ARRAY_SIZE(lte_early_override_table);
+
+ return lte_early_override_table;
+}