aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/kukui/sdram_configs.c
diff options
context:
space:
mode:
authorHung-Te Lin <hungte@chromium.org>2020-07-28 10:59:00 +0800
committerHung-Te Lin <hungte@chromium.org>2020-08-12 02:54:28 +0000
commit45701fd96ea67cb3ee42c2cfd2bb663df4cda588 (patch)
treee253916226b9ac80014f388ca6c60d1b4409498d /src/mainboard/google/kukui/sdram_configs.c
parenta4cad368a2996645d2ffc71425f49b246b0340ad (diff)
mb/google/kukui: revise per-device memory mapping table
In order to help identifying right DRAM info (especially in user space), we want to unify the mapping table and do the device-specific mapping by a virtual offset based on build config. BUG=b:161768221,b:159301679 BRANCH=kukui TEST=emerge-jacuzzi coreboot Change-Id: If89bf18c48d263deb79df3e7a60c33bec000d8a3 Signed-off-by: Hung-Te Lin <hungte@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43987 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/mainboard/google/kukui/sdram_configs.c')
-rw-r--r--src/mainboard/google/kukui/sdram_configs.c51
1 files changed, 30 insertions, 21 deletions
diff --git a/src/mainboard/google/kukui/sdram_configs.c b/src/mainboard/google/kukui/sdram_configs.c
index 5bf657115e..95306c7b13 100644
--- a/src/mainboard/google/kukui/sdram_configs.c
+++ b/src/mainboard/google/kukui/sdram_configs.c
@@ -5,24 +5,29 @@
#include <console/console.h>
#include <soc/emi.h>
+/*
+ * The RAM_CODE ADC on Kukui can support only 12 different levels. Each model
+ * can create its own mapping if needed, with an offset (0x10, 0x20, ...,
+ * defined as CONFIG_BOARD_SDRAM_TABLE_OFFSET) applied in ram_code().
+ */
static const char *const sdram_configs[] = {
-#if CONFIG(BOARD_GOOGLE_BURNET)
- [1] = "sdram-lpddr4x-H9HCNNNCPMALHR-4GB",
- [2] = "sdram-lpddr4x-MT53E1G32D4NQ-4GB",
- [3] = "sdram-lpddr4x-K4UBE3D4AA-MGCL-4GB",
- [4] = "sdram-lpddr4x-H9HCNNNCPMMLXR-NEE-4GB",
-#else /* The default unified table */
- [1] = "sdram-lpddr4x-H9HCNNNCPMALHR-4GB",
- [2] = "sdram-lpddr4x-MT53E1G32D4NQ-4GB",
- [3] = "sdram-lpddr4x-KMDH6001DA-B422-4GB",
- [4] = "sdram-lpddr4x-KMDP6001DA-B425-4GB",
- [5] = "sdram-lpddr4x-MT29VZZZAD8DQKSL-4GB",
- [6] = "sdram-lpddr4x-KMDV6001DA-B620-4GB",
- [7] = "sdram-lpddr4x-SDADA4CR-128G-4GB",
- [8] = "sdram-lpddr4x-K4UBE3D4AA-MGCL-4GB",
- [9] = "sdram-lpddr4x-MT53E2G32D4NQ-046-8GB",
- [10] = "sdram-lpddr4x-H9HCNNNCPMMLXR-NEE-4GB",
-#endif
+ /* Standard table. */
+ [0x01] = "sdram-lpddr4x-H9HCNNNCPMALHR-4GB",
+ [0x02] = "sdram-lpddr4x-MT53E1G32D4NQ-4GB",
+ [0x03] = "sdram-lpddr4x-KMDH6001DA-B422-4GB",
+ [0x04] = "sdram-lpddr4x-KMDP6001DA-B425-4GB",
+ [0x05] = "sdram-lpddr4x-MT29VZZZAD8DQKSL-4GB",
+ [0x06] = "sdram-lpddr4x-KMDV6001DA-B620-4GB",
+ [0x07] = "sdram-lpddr4x-SDADA4CR-128G-4GB",
+ [0x08] = "sdram-lpddr4x-K4UBE3D4AA-MGCL-4GB",
+ [0x09] = "sdram-lpddr4x-MT53E2G32D4NQ-046-8GB",
+ [0x0a] = "sdram-lpddr4x-H9HCNNNCPMMLXR-NEE-4GB",
+
+ /* Table shared by Burnet and its variants, offset = 0x10 */
+ [0x11] = "sdram-lpddr4x-H9HCNNNCPMALHR-4GB",
+ [0x12] = "sdram-lpddr4x-MT53E1G32D4NQ-4GB",
+ [0x13] = "sdram-lpddr4x-K4UBE3D4AA-MGCL-4GB",
+ [0x14] = "sdram-lpddr4x-H9HCNNNCPMMLXR-NEE-4GB",
};
static struct sdram_params params;
@@ -30,11 +35,15 @@ static struct sdram_params params;
const struct sdram_params *get_sdram_config(void)
{
uint32_t ramcode = ram_code();
+ const char *name = NULL;
+
+ if (ramcode < ARRAY_SIZE(sdram_configs))
+ name = sdram_configs[ramcode];
- if (ramcode >= ARRAY_SIZE(sdram_configs) ||
- cbfs_boot_load_file(sdram_configs[ramcode], &params, sizeof(params),
- CBFS_TYPE_STRUCT) != sizeof(params))
- die("Cannot load SDRAM parameter file!");
+ if (!name || cbfs_boot_load_file(name, &params, sizeof(params),
+ CBFS_TYPE_STRUCT) != sizeof(params))
+ die("Cannot load SDRAM parameter file for RAM code %#02x: %s!",
+ ramcode, name ? name : "unknown");
return &params;
}