aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/kukui/gpio.h
diff options
context:
space:
mode:
authorTristan Shieh <tristan.shieh@mediatek.com>2018-08-21 10:33:10 +0800
committerMartin Roth <martinroth@google.com>2018-08-28 15:12:05 +0000
commitfdcc0b39156f915cdc8ee7221fca6d8640545f25 (patch)
tree518d8140b77a7a6d76be4a5beddc70524d2b6694 /src/mainboard/google/kukui/gpio.h
parent3762e99893a7a0978fec72dc955cf2976d3dc5a5 (diff)
google/kukui: Set up GPIOs for ChromeOS
Set up EC interrupt GPIO to boot depthcharge. Without this patch, depthcharge will fail to detect EC interrupt GPIO. BUG=b:80501386 BRANCH=none TEST=Boots correctly on Kukui and see in logs, that depthcharge detects EC interrupt GPIO. Change-Id: I0ec2c70c189a059219954e0384aaf98995285728 Signed-off-by: Tristan Shieh <tristan.shieh@mediatek.com> Reviewed-on: https://review.coreboot.org/28250 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/mainboard/google/kukui/gpio.h')
-rw-r--r--src/mainboard/google/kukui/gpio.h25
1 files changed, 25 insertions, 0 deletions
diff --git a/src/mainboard/google/kukui/gpio.h b/src/mainboard/google/kukui/gpio.h
new file mode 100644
index 0000000000..cb9ad24906
--- /dev/null
+++ b/src/mainboard/google/kukui/gpio.h
@@ -0,0 +1,25 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2018 MediaTek Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef __MAINBOARD_GOOGLE_KUKUI_GPIO_H__
+#define __MAINBOARD_GOOGLE_KUKUI_GPIO_H__
+
+#include <soc/gpio.h>
+
+#define EC_IRQ GPIO(PERIPHERAL_EN1)
+
+void setup_chromeos_gpios(void);
+
+#endif