aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/kahlee
diff options
context:
space:
mode:
authorRaul E Rangel <rrangel@chromium.org>2021-03-03 17:01:46 -0700
committerFelix Held <felix-coreboot@felixheld.de>2021-03-08 23:30:38 +0000
commit8e6059db28491249954df81ba3baa593395be97a (patch)
treec3499c4c5d91d8cfbc132fd754e4e5302328ecd5 /src/mainboard/google/kahlee
parent7778cf2d30f780fc5bf867af8171a5cd6c47b835 (diff)
soc/amd,mb/google/,mb/amd: Move sleepstates.asl
This file is common for all the AMD platforms. Signed-off-by: Raul E Rangel <rrangel@chromium.org> Change-Id: I10ee600b4bcd7aaff39bfab075eb4dbc9096b435 Reviewed-on: https://review.coreboot.org/c/coreboot/+/51299 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/kahlee')
-rw-r--r--src/mainboard/google/kahlee/dsdt.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/kahlee/dsdt.asl b/src/mainboard/google/kahlee/dsdt.asl
index d8b25e0ac9..4820306647 100644
--- a/src/mainboard/google/kahlee/dsdt.asl
+++ b/src/mainboard/google/kahlee/dsdt.asl
@@ -28,7 +28,7 @@ DefinitionBlock (
#include <cpu.asl>
/* Contains the supported sleep states for this chipset */
- #include <sleepstates.asl>
+ #include <soc/amd/common/acpi/sleepstates.asl>
/* Contains the Sleep methods (WAK, PTS, GTS, etc.) */
#include <variant/acpi/sleep.asl>