summaryrefslogtreecommitdiff
path: root/src/mainboard/google/jecht
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-25 23:13:54 +0100
committerMichael Niewöhner <foss@mniewoehner.de>2020-11-13 13:05:26 +0000
commitf11e2d06167614950d337525a2cff3cfcc33b4a2 (patch)
tree212f451d96395db8e3cdc24cb0911de0c92a5179 /src/mainboard/google/jecht
parent2f2ac4d814e03fd079a0db1dea24743ba7a8cca0 (diff)
soc/intel/broadwell/acpi: Rename `systemagent.asl`
Rename it to `hostbridge.asl`, which is what Haswell uses. Change-Id: I6f97fc5c9459fe6b66dcfcf51900c751beda0ebe Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46786 Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/jecht')
-rw-r--r--src/mainboard/google/jecht/dsdt.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/jecht/dsdt.asl b/src/mainboard/google/jecht/dsdt.asl
index 6af99b4a77..05754ca5c0 100644
--- a/src/mainboard/google/jecht/dsdt.asl
+++ b/src/mainboard/google/jecht/dsdt.asl
@@ -25,7 +25,7 @@ DefinitionBlock(
Scope (\_SB) {
Device (PCI0)
{
- #include <soc/intel/broadwell/acpi/systemagent.asl>
+ #include <soc/intel/broadwell/acpi/hostbridge.asl>
#include <soc/intel/broadwell/pch/acpi/pch.asl>
}
}