aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/jecht/Makefile.inc
diff options
context:
space:
mode:
authorPatrick Georgi <pgeorgi@chromium.org>2015-06-05 18:53:43 +0200
committerPatrick Georgi <pgeorgi@google.com>2015-06-09 14:28:38 +0200
commit04746fc22c667506da528394ca6764656b05657e (patch)
tree5733c63efe1fa4ac82d01e15004035e5d5d05961 /src/mainboard/google/jecht/Makefile.inc
parentaa04e18409805ad57eeb8d723744e237743ee0b4 (diff)
google/jecht: add new mainboard
Taken from CrOS, including everything up to commit da4c33913. Adapted to upstream. Change-Id: I095e6726a220200ba17719fc05fcdc521da484e8 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: http://review.coreboot.org/10432 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard/google/jecht/Makefile.inc')
-rw-r--r--src/mainboard/google/jecht/Makefile.inc28
1 files changed, 28 insertions, 0 deletions
diff --git a/src/mainboard/google/jecht/Makefile.inc b/src/mainboard/google/jecht/Makefile.inc
new file mode 100644
index 0000000000..cc80453123
--- /dev/null
+++ b/src/mainboard/google/jecht/Makefile.inc
@@ -0,0 +1,28 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2014 Google Inc.
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; version 2 of the License.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc.
+##
+
+subdirs-y += spd
+romstage-$(CONFIG_CHROMEOS) += chromeos.c
+ramstage-$(CONFIG_CHROMEOS) += chromeos.c
+ramstage-y += lan.c
+
+smm-$(CONFIG_HAVE_SMI_HANDLER) += smihandler.c
+
+romstage-y += pei_data.c
+ramstage-y += pei_data.c