summaryrefslogtreecommitdiff
path: root/src/mainboard/google/guybrush
diff options
context:
space:
mode:
authorKevin Chiu <kevin.chiu.17802@gmail.com>2021-10-18 16:39:20 +0800
committerFelix Held <felix-coreboot@felixheld.de>2021-10-21 20:04:59 +0000
commit48bd8577895bdd0ff86f22010a74e13ffa620425 (patch)
tree76f13aef5ed519737dccde83adf7b883f469d0f6 /src/mainboard/google/guybrush
parent38107fa80eb81fe5077dbee0dd9a46618c71a196 (diff)
mb/google/guybrush/var/nipperkin: Enable GPP2 for NVMe bridge eMMC storage
BUG=b:195269555 BRANCH=guybrush TEST=emerge-guybrush coreboot chromeos-bootimage eMMC sku is bootable Signed-off-by: Kevin Chiu <kevin.chiu@quantatw.com> Change-Id: If9e0fdc1667cbaac05fdf4c6689d47a561016c9e Reviewed-on: https://review.coreboot.org/c/coreboot/+/58413 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/mainboard/google/guybrush')
-rw-r--r--src/mainboard/google/guybrush/variants/nipperkin/overridetree.cb9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/mainboard/google/guybrush/variants/nipperkin/overridetree.cb b/src/mainboard/google/guybrush/variants/nipperkin/overridetree.cb
index 77e35bc59f..ef577bb6f2 100644
--- a/src/mainboard/google/guybrush/variants/nipperkin/overridetree.cb
+++ b/src/mainboard/google/guybrush/variants/nipperkin/overridetree.cb
@@ -34,6 +34,15 @@ chip soc/amd/cezanne
register "name" = ""NVME""
device pci 00.0 on end
end
+ probe STORAGE STORAGE_EMMC
+ end # EMMC
+ device ref gpp_bridge_3 on
+ # Required so the NVMe gets placed into D3 when entering S0i3.
+ chip drivers/pcie/rtd3/device
+ register "name" = ""NVME""
+ device pci 00.0 on end
+ end
+ probe STORAGE STORAGE_SSD
end # NVMe
device ref gpp_bridge_a on # Internal GPP Bridge 0 to Bus A
device ref acp on