aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/gru/sdram_params/sdram-lpddr3-micron-4GB.c
diff options
context:
space:
mode:
authorShasha Zhao <Sarah_Zhao@asus.com>2016-11-17 12:42:51 +0800
committerMartin Roth <martinroth@google.com>2016-12-06 22:15:45 +0100
commitc99526cce9c2f0665cc211f5395c44cf550ed1d5 (patch)
tree5e8ae432af614efd1d36340ed526d6508e26ce40 /src/mainboard/google/gru/sdram_params/sdram-lpddr3-micron-4GB.c
parent6bd75ec94204719f30f4aed22cc7460d6250e9aa (diff)
Bob: Update the memory ramid of bob
Update the memory ramid. Move to one CA training pattern. BUG=chrome-os-partner:59454 BRANCH=firmware-gru-8785.B TEST=Build firmware passed Change-Id: Ic05cbc1700a13e372f63d5202459add0e984f9d8 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 1030a78af3d489d13508f17a79df1e65bd5afa3b Original-Change-Id: Ibe8acb5b698cec1adcdddbb13d35a5e20a5b8c0d Original-Reviewed-on: https://chromium-review.googlesource.com/414664 Original-Commit-Ready: Shasha Zhao <Sarah_Zhao@asus.com> Original-Tested-by: Shasha Zhao <Sarah_Zhao@asus.com> Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Original-Change-Id: I0ae46e496cd18492a2b6c7167081798c2f2479b1 Original-Signed-off-by: Shasha Zhao <Sarah_Zhao@asus.com> Original-Reviewed-on: https://chromium-review.googlesource.com/411645 Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://review.coreboot.org/17679 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/mainboard/google/gru/sdram_params/sdram-lpddr3-micron-4GB.c')
-rw-r--r--src/mainboard/google/gru/sdram_params/sdram-lpddr3-micron-4GB.c38
1 files changed, 19 insertions, 19 deletions
diff --git a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-micron-4GB.c b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-micron-4GB.c
index 8ca46e0d45..dc7efd9c41 100644
--- a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-micron-4GB.c
+++ b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-micron-4GB.c
@@ -318,10 +318,10 @@ struct rk3399_sdram_params params = {
0x00000000, /* DENALI_CTL_253_DATA */
0x00000000, /* DENALI_CTL_254_DATA */
0x00000000, /* DENALI_CTL_255_DATA */
- 0x000556aa, /* DENALI_CTL_256_DATA */
- 0x000aaaaa, /* DENALI_CTL_257_DATA */
- 0x000fffff, /* DENALI_CTL_258_DATA */
- 0x00000000, /* DENALI_CTL_259_DATA */
+ 0x000fffff, /* DENALI_CTL_256_DATA */
+ 0x00000000, /* DENALI_CTL_257_DATA */
+ 0x000556aa, /* DENALI_CTL_258_DATA */
+ 0x000aaaaa, /* DENALI_CTL_259_DATA */
0x000b3133, /* DENALI_CTL_260_DATA */
0x0004cd33, /* DENALI_CTL_261_DATA */
0x0004cecc, /* DENALI_CTL_262_DATA */
@@ -1131,14 +1131,14 @@ struct rk3399_sdram_params params = {
0x00917531, /* DENALI_PHY_526_DATA */
0x00806420, /* DENALI_PHY_527_DATA */
0x01917531, /* DENALI_PHY_528_DATA */
- 0x00020103, /* DENALI_PHY_529_DATA */
+ 0x02020003, /* DENALI_PHY_529_DATA */
0x00000000, /* DENALI_PHY_530_DATA */
0x00000000, /* DENALI_PHY_531_DATA */
0x00000000, /* DENALI_PHY_532_DATA */
- 0x000556aa, /* DENALI_PHY_533_DATA */
- 0x000aaaaa, /* DENALI_PHY_534_DATA */
- 0x000fffff, /* DENALI_PHY_535_DATA */
- 0x00000000, /* DENALI_PHY_536_DATA */
+ 0x000fffff, /* DENALI_PHY_533_DATA */
+ 0x00000000, /* DENALI_PHY_534_DATA */
+ 0x000556aa, /* DENALI_PHY_535_DATA */
+ 0x000aaaaa, /* DENALI_PHY_536_DATA */
0x000b3133, /* DENALI_PHY_537_DATA */
0x0004cd33, /* DENALI_PHY_538_DATA */
0x0004cecc, /* DENALI_PHY_539_DATA */
@@ -1259,14 +1259,14 @@ struct rk3399_sdram_params params = {
0x00009fdb, /* DENALI_PHY_654_DATA */
0x00008eca, /* DENALI_PHY_655_DATA */
0x01009fdb, /* DENALI_PHY_656_DATA */
- 0x00020103, /* DENALI_PHY_657_DATA */
+ 0x02020003, /* DENALI_PHY_657_DATA */
0x00000000, /* DENALI_PHY_658_DATA */
0x00000000, /* DENALI_PHY_659_DATA */
0x00000000, /* DENALI_PHY_660_DATA */
- 0x000556aa, /* DENALI_PHY_661_DATA */
- 0x000aaaaa, /* DENALI_PHY_662_DATA */
- 0x000fffff, /* DENALI_PHY_663_DATA */
- 0x00000000, /* DENALI_PHY_664_DATA */
+ 0x000fffff, /* DENALI_PHY_661_DATA */
+ 0x00000000, /* DENALI_PHY_662_DATA */
+ 0x000556aa, /* DENALI_PHY_663_DATA */
+ 0x000aaaaa, /* DENALI_PHY_664_DATA */
0x000b3133, /* DENALI_PHY_665_DATA */
0x0004cd33, /* DENALI_PHY_666_DATA */
0x0004cecc, /* DENALI_PHY_667_DATA */
@@ -1387,14 +1387,14 @@ struct rk3399_sdram_params params = {
0x00009fdb, /* DENALI_PHY_782_DATA */
0x00008eca, /* DENALI_PHY_783_DATA */
0x01009fdb, /* DENALI_PHY_784_DATA */
- 0x00020103, /* DENALI_PHY_785_DATA */
+ 0x02020003, /* DENALI_PHY_785_DATA */
0x00000000, /* DENALI_PHY_786_DATA */
0x00000000, /* DENALI_PHY_787_DATA */
0x00000000, /* DENALI_PHY_788_DATA */
- 0x000556aa, /* DENALI_PHY_789_DATA */
- 0x000aaaaa, /* DENALI_PHY_790_DATA */
- 0x000fffff, /* DENALI_PHY_791_DATA */
- 0x00000000, /* DENALI_PHY_792_DATA */
+ 0x000fffff, /* DENALI_PHY_789_DATA */
+ 0x00000000, /* DENALI_PHY_790_DATA */
+ 0x000556aa, /* DENALI_PHY_791_DATA */
+ 0x000aaaaa, /* DENALI_PHY_792_DATA */
0x000b3133, /* DENALI_PHY_793_DATA */
0x0004cd33, /* DENALI_PHY_794_DATA */
0x0004cecc, /* DENALI_PHY_795_DATA */