diff options
| author | Elyes HAOUAS <ehaouas@noos.fr> | 2020-05-03 08:30:09 +0200 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-06-24 11:52:28 +0000 |
| commit | fac2893584514afb1d64e71167a8564d1da26c26 (patch) | |
| tree | a281001cf187c5896297d36caf8d07a480d6b636 /src/mainboard/google/drallion/ec.c | |
| parent | a23aff365186ea8859e1c1c1b0f51f7566f231e9 (diff) | |
soc/intel/broadwell/adsp: Fix 8-bit write on PCI_INTERRUPT_LINE register
The PCI_INTERRUPT_LINE register is one byte wide.
Possible side effects of clearing the three bytes after PCI_INTERRUPT_LINE are unknown.
Change-Id: I64e785309b0bf7f4d74436ea12a2444092deae22
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41009
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/drallion/ec.c')
0 files changed, 0 insertions, 0 deletions