summaryrefslogtreecommitdiff
path: root/src/mainboard/google/dedede/variants
diff options
context:
space:
mode:
authorDaniel_Peng <Daniel_Peng@pegatron.corp-partner.google.com>2023-08-24 10:44:39 +0800
committerKarthik Ramasubramanian <kramasub@google.com>2023-08-31 21:17:00 +0000
commit5f5f7ca93c6809f916bcf28bf36a595957a3236b (patch)
tree29dec0f80104f9441903615d6fbfab162eaee513 /src/mainboard/google/dedede/variants
parentf3ae1a120973da374ecbd2488b56b6a8fbbc82b5 (diff)
mb/google/dedede/var/pirika: Add FW_CONFIG probe for EXT_VR
Add FW_CONFIG probe for absent FIVR bypass mode on peezer. BUG=b:296982082 BRANCH=firmware-dedede-13606.B TEST=emerge-dedede coreboot chromeos-bootimage Change-Id: I0b2053b2d732fd9462686ed7b0c9225539b28fb2 Signed-off-by: Daniel_Peng <Daniel_Peng@pegatron.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/77396 Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/dedede/variants')
-rw-r--r--src/mainboard/google/dedede/variants/pirika/Makefile.inc1
-rw-r--r--src/mainboard/google/dedede/variants/pirika/ramstage.c17
2 files changed, 18 insertions, 0 deletions
diff --git a/src/mainboard/google/dedede/variants/pirika/Makefile.inc b/src/mainboard/google/dedede/variants/pirika/Makefile.inc
index e54466b72a..560df559b9 100644
--- a/src/mainboard/google/dedede/variants/pirika/Makefile.inc
+++ b/src/mainboard/google/dedede/variants/pirika/Makefile.inc
@@ -3,3 +3,4 @@
ramstage-y += variant.c
ramstage-y += gpio.c
+ramstage-y += ramstage.c
diff --git a/src/mainboard/google/dedede/variants/pirika/ramstage.c b/src/mainboard/google/dedede/variants/pirika/ramstage.c
new file mode 100644
index 0000000000..906358e767
--- /dev/null
+++ b/src/mainboard/google/dedede/variants/pirika/ramstage.c
@@ -0,0 +1,17 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+#include <baseboard/variants.h>
+#include <fw_config.h>
+#include <soc/soc_chip.h>
+
+static void ext_vr_update(void)
+{
+ struct soc_intel_jasperlake_config *cfg = config_of_soc();
+
+ if (fw_config_probe(FW_CONFIG(EXT_VR, EXT_VR_ABSENT)))
+ cfg->disable_external_bypass_vr = 1;
+}
+
+void variant_devtree_update(void)
+{
+ ext_vr_update();
+}