aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/dedede/variants/waddledee/overridetree.cb
diff options
context:
space:
mode:
authorKarthikeyan Ramasubramanian <kramasub@google.com>2020-03-15 23:25:37 -0600
committerPatrick Georgi <pgeorgi@google.com>2020-03-17 08:16:25 +0000
commit672f7d7b2d7adbd7e2d041d627d96a33de9b8b11 (patch)
tree3f9f0924f6adb82842c74b878fc97019e5c3cb8a /src/mainboard/google/dedede/variants/waddledee/overridetree.cb
parentd3dab12244f7d0a704b6e245204e4ca52aaf699a (diff)
mb/google/dedede: Add waddledee variant
Add initial support for waddledee variant board. BUG=b:151576904 TEST=Build the mainboard and variant board. Change-Id: I20d41fbbb78c7fd2f964a97ffebbc9c3bbfb1c5c Signed-off-by: Karthikeyan Ramasubramanian <kramasub@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39580 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Justin TerAvest <teravest@chromium.org> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/google/dedede/variants/waddledee/overridetree.cb')
-rw-r--r--src/mainboard/google/dedede/variants/waddledee/overridetree.cb40
1 files changed, 40 insertions, 0 deletions
diff --git a/src/mainboard/google/dedede/variants/waddledee/overridetree.cb b/src/mainboard/google/dedede/variants/waddledee/overridetree.cb
new file mode 100644
index 0000000000..23db34e66c
--- /dev/null
+++ b/src/mainboard/google/dedede/variants/waddledee/overridetree.cb
@@ -0,0 +1,40 @@
+chip soc/intel/tigerlake
+
+ # Intel Common SoC Config
+ #+-------------------+---------------------------+
+ #| Field | Value |
+ #+-------------------+---------------------------+
+ #| GSPI0 | cr50 TPM. Early init is |
+ #| | required to set up a BAR |
+ #| | for TPM communication |
+ #| | before memory is up |
+ #| I2C0 | Trackpad |
+ #| I2C1 | Digitizer |
+ #| I2C2 | Touchscreen |
+ #| I2C3 | Camera |
+ #| I2C4 | Audio |
+ #+-------------------+---------------------------+
+ register "common_soc_config" = "{
+ .gspi[0] = {
+ .speed_mhz = 1,
+ .early_init = 1,
+ },
+ .i2c[0] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[1] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[2] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[3] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[4] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ }"
+
+ device domain 0 on end
+end